Damascene FRAM Capacitor Structure With Hydrogen Barrier
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current ferroelectric random access memory (FRAM) capacitors face challenges such as requiring additional mask layers and exotic electrode metal etch processes, which increase manufacturing costs and complexity, and are prone to hydrogen exposure that reduces polarization capability.
Innovation Solution
The FRAM capacitors are constructed using a damascene process between adjacent metal interconnect layers, forming a cup-shaped electrode-ferroelectric element-electrode structure without adding photomask processes to the CMOS fabrication process, using noble metals like iridium and platinum for electrodes and lead zirconate titanate as the ferroelectric element, and incorporating a diffusion barrier to protect against hydrogen.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional FRAM capacitor construction methods are used, then ferroelectric memory functionality is achieved, but additional mask layers and exotic metal etch processes are required, increasing manufacturing cost and complexity
Solution Approach 1:
The patent combines the formation of the bottom electrode, ferroelectric layer, and top electrode into a single integrated capacitor structure formed within a trench. This merging of components into one unified structure eliminates the need for separate mask and etch processes for each layer, reducing manufacturing complexity while maintaining ferroelectric memory functionality
Solution Approach 2:
The capacitor structure is designed to serve multiple functions: the bottom electrode provides both electrical connection and structural support, the ferroelectric layer provides non-volatile memory storage, and the top electrode provides both capacitance and protection. This multi-functionality reduces the need for additional specialized components and processes
2Reliability
If conventional FRAM capacitor construction methods are used, then ferroelectric memory functionality is achieved, but additional mask layers are required, increasing manufacturing cost
Solution Approach 1:
The patent merges the capacitor formation process with the existing CMOS fabrication process by forming the entire capacitor structure (bottom electrode, ferroelectric layer, top electrode) within a single trench using standard deposition and etching techniques. This eliminates the need for 5 or more additional photomask layers required by flash memory, significantly reducing manufacturing cost
3Manufacturing precision
If conventional etching processes are used for stacked capacitors, then capacitor structure is formed, but significant challenges for etch chamber maintenance arise and hydrogen exposure risk increases
Solution Approach 1:
The patent uses a diffusion barrier layer (such as titanium nitride or tantalum) that serves dual purposes: it prevents hydrogen from diffusing into and damaging the ferroelectric layer, and it provides an etch-stop layer that facilitates cleaner etching processes. This converts the potential harm of hydrogen exposure into a protective function
Solution Approach 2:
The diffusion barrier layer acts as an intermediary between the ferroelectric layer and the external environment (including hydrogen and etching processes). This intermediary layer protects the sensitive ferroelectric material from harmful factors while allowing the capacitor structure to be formed with standard processes
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach reduces manufacturing costs by eliminating additional mask layers and exotic metal etch processes, while enhancing the stability and endurance of FRAM capacitors by protecting them from hydrogen exposure, thus improving their performance and reliability.
Implementation Method 1
The ferroelectric element contains a crystal that can spontaneously polarize to one of two defined two states by an external electric field, and can be polarized to the other of the two defined states by a reverse external electric field. The polarization state is maintained after the removal of external electric field
Implementation Method 2
incorporating a diffusion barrier to protect against hydrogen
Data Source
AI summary
Ferroelectric random access memory (FRAM) capacitors and methods of forming FRAM capacitors are provided. An FRAM capacitor may be formed between adjacent metal interconnect layers or between a silicided active layer (e.g., including MOSFET devices) and a first metal interconnect layer. The FRAM capacitor may be formed by a damascene process including forming a tub opening in a dielectric region, forming a cup-shaped bottom electrode, forming a cup-shaped ferroelectric element in an interior opening defined by the cup-shaped bottom electrode, and forming a top electrode in an interior opening defined by the cup-shaped ferroelectric element. The FRAM capacitor may form a component of an FRAM memory cell. For example, an FRAM memory cell may include one FRAM capacitor and one transistor (1T1C configuration) or two FRAM capacitors and two transistor (2T2C configuration).