Data Alignment Device for Semiconductor Memory Signal Integrity
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current semiconductor memory devices, such as SDR and DDR synchronous memory devices, face limitations in data processing speed and bandwidth, particularly due to issues with the write data strobe signal (WDQS) noise and timing margins, which affect the alignment and integrity of data transfer.
Innovation Solution
A data alignment device comprising a buffer, latch, delay, divider, control circuit, and alignment circuit that adjusts the division timing of the data strobe signal, generates divided signals, and controls the enable state of the divider to ensure internal data margins and prevent noise input, thereby aligning output data effectively.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If the data strobe signal is divided without control, then the data transfer speed can be increased, but noise may be input to the divider affecting signal integrity
Solution Approach 1:
The control circuit generates an enable signal in advance based on the command signal timing, activating the divider only when valid data transfer operations are initiated. This preliminary control action prevents noise from being processed as valid division operations, maintaining signal integrity while enabling high-speed data transfer when needed.
2Productivity
If the divider is continuously enabled for high-speed operation, then data transfer bandwidth increases, but noise from external sources may affect the division operation
Solution Approach 1:
The control circuit acts as an intermediary between the command signal and the divider, filtering out noise by only enabling the divider when valid write or read operations are detected. This intermediary control mechanism allows the system to maintain high bandwidth during legitimate operations while blocking noise interference during idle or invalid periods.
3Manufacturing precision
If data strobe signal division is implemented, then internal data margin can be ensured, but additional control circuits are required increasing device complexity
Solution Approach 1:
The control circuit performs multiple functions: it generates the enable signal for the divider, controls the division operation timing, and ensures proper alignment of internal data. By consolidating these control functions into a single multi-functional circuit, the patent achieves precise internal data margin control without proportionally increasing overall device complexity.
Data Source
AI summary
A data alignment device includes a buffer configured to buffer a data strobe signal, output a data strobe pulse signal, and buffer inputted data, a latch configured to latch the data in correspondence to the data strobe pulse signal, a first delay configured to delay the data strobe pulse signal and output a delayed signal, a divider configured to divide the delayed signal at a time of activation of a division control signal and generate a plurality of divided signals, a control circuit configured to receive a command signal, a clock, the data strobe signal, and the plurality of divided signals, and control the division control signal for controlling an enable state of the divider, and an alignment circuit configured to align output data in correspondence to the plurality of divided signals.