Data Transfer Throttling for Peak Power Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional devices face challenges in managing power consumption, particularly in laptop computers, where peak power usage is significantly higher than average power, and existing systems fail to adequately control power consumption when using both low and high-speed computer interfaces simultaneously.

Innovation Solution

A method and arrangement that monitor bandwidth thresholds for data operations between a host device and a connected memory arrangement, employing data transfer throttling to manage power usage by delaying writing activities during peak periods and optimizing data transfer to maintain efficient power consumption, utilizing a device controller and data transfer throttling arrangement to shape power usage and ensure efficient data flow.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If high speed data transfer is used to improve productivity, then data transfer speed is improved, but peak power consumption increases significantly

Engineering Contradiction:
Improvedata transfer speedVSAvoidpeak power consumption
Core Design Contradiction:
ProductivityVSPower

Solution Approach 1:

The patent implements periodic action by using a scheduler to divide data transfer operations into discrete time slots, alternating between active data transfer periods and idle periods. This allows the system to perform high-speed transfers intermittently rather than continuously, reducing peak power consumption while maintaining overall productivity through efficient utilization of active transfer windows.

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

The system dynamically adjusts data transfer rates and timing based on power availability and system state. The scheduler modifies transfer parameters in real-time, changing from high-speed mode during power-available periods to low-speed or idle mode during power-constrained periods, thereby optimizing the balance between productivity and power consumption.

Inventive Principle:
Principle #15Dynamics

2Power

If data transfer is throttled to reduce peak power consumption, then power consumption is reduced, but data transfer time increases

Engineering Contradiction:
Improvepeak power consumptionVSAvoiddata transfer time
Core Design Contradiction:
PowerVSLoss of time

Solution Approach 1:

The scheduler performs preliminary actions by pre-planning and queueing data transfer operations before execution. Data transfer tasks are prepared and organized in advance, allowing the system to execute them efficiently during scheduled active periods without requiring continuous high-speed operation, thus reducing overall transfer time while maintaining lower peak power consumption.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system maintains continuity of useful action by ensuring that data transfer operations are continuously scheduled and executed without unnecessary idle gaps. The scheduler optimizes the timing and pacing of transfers to keep the system productively engaged while operating within power constraints, minimizing total transfer time despite throttled speeds during active periods.

Inventive Principle:
Principle #20Continuity of useful action

3Productivity

If both low speed and high speed interfaces are used simultaneously to improve data flow, then data transfer capability is improved, but power consumption management becomes complex

Engineering Contradiction:
Improvedata transfer capabilityVSAvoidpower consumption management complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The scheduler serves as a universal control mechanism that manages both low-speed and high-speed interfaces through a single unified algorithm. This multi-functional approach allows the same scheduling logic to govern multiple interface types, simplifying power management complexity while maintaining the ability to utilize both interface speeds for optimized data flow.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent merges the management of low-speed and high-speed interfaces into a unified scheduling framework. By combining control of multiple interfaces under a single scheduler that applies consistent power management principles, the system reduces operational complexity while leveraging the complementary strengths of both interface types for improved overall data transfer capability.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS11468955B2Power shaping and peak power reduction by data transfer throttling
Publication Date: 2022.10.11 SANDISK TECHNOLOGIES LLC
  • US11468955B2 patent drawing
  • US11468955B2 patent drawing
  • US11468955B2 patent drawing

AI summary

An arrangement is described used to throttle data in a connected computer device having a device configured to transmit and receive data from a host, the device comprising, a device controller configured to interact with at least memory array and a data transfer throttling arrangement, the data transfer throttling arrangement configured to measure a bandwidth threshold for the device controller and pass data through the device controller when a bandwidth of the device controller is one of at and below a threshold.