DDR Read Control Signal Generation for Video Frame Synchronization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In video surveillance systems using DDR dynamic random access memory, frame loss occurs when multiple video signals with different frame frequencies are synchronized to a single frame frequency, leading to discrepancies due to clock jitter or temperature changes, resulting in frame loss.

Innovation Solution

A read/write control method and device for DDR dynamic random access memory that determines the minimum frame period from multiple signal sources and generates a read control signal based on this period to control the reading of video frames, dynamically adjusting to prevent frame loss by delaying the rising edge of the read control signal according to the frame period differences.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If multiple video signals are synchronized to a single frame frequency, then the system can process multiple input signals simultaneously, but frame loss occurs due to clock jitter or temperature changes causing frequency discrepancies

Engineering Contradiction:
Improvemulti-signal processing capabilityVSAvoidframe synchronization accuracy
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent applies dynamics by making the read control signal generation adaptive rather than fixed. The read memory controller dynamically adjusts the read control signal based on the actual frame periods detected from multiple signal sources, allowing the system to adapt to frequency variations caused by clock jitter or temperature changes while maintaining frame synchronization accuracy

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the parameter of frame period detection and adjustment. Instead of using a fixed frame frequency for all signals, the system detects the actual frame period of each signal source and adjusts the read control signal parameters accordingly, resolving the contradiction between processing multiple signals and maintaining synchronization accuracy

Inventive Principle:
Principle #35Parameter changes

2Stability of the object's composition

If the frame frequency of the first signal source is used to match other signal sources, then frame rate synchronization is achieved, but frame loss occurs when the first signal's frame frequency deviates due to clock jitter or temperature

Engineering Contradiction:
Improveframe rate consistencyVSAvoidframe accuracy
Core Design Contradiction:
Stability of the object's compositionVSReliability

Solution Approach 1:

The patent changes from using a fixed reference frame frequency to dynamically detecting and adjusting frame periods. The read memory controller detects the actual frame period of the first signal source and adjusts the read control signal accordingly, maintaining both frame rate consistency and frame accuracy even when the first signal's frequency deviates

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent implements feedback by continuously monitoring the frame period of the first signal source and using this information to adjust the read control signal. The read memory controller receives feedback about actual frame timing and modifies its reading operations to compensate for frequency deviations, preventing frame loss while maintaining synchronization

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS11676653B2Read/write control method and device for DDR dynamic random access memory, and system
Publication Date: 2023.06.13 BOE TECHNOLOGY GROUP CO LTD
  • US11676653B2 patent drawing
  • US11676653B2 patent drawing
  • US11676653B2 patent drawing

AI summary

The disclosure provides a read/write control method and device for a DDR (Double Data Rate) dynamic random access memory, and a system. The device comprises a read control signal generating unit and a read memory controller, and the read control signal generating unit is in signal connection with the read memory controller; the read control signal generating unit is configured for determining a minimum frame period from multiple received signal sources, generating a read control signal based on the minimum frame period, and providing the read control signal to the read memory controller; and the read memory controller is configured for controlling the reading of video frames from the DDR dynamic random access memory according to the read control signal.