Decision Feedback Equalizer Non-Continuous Data Transfer Handling
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing decision feedback equalizers in memory subsystems face misalignment issues during non-continuous data transfer due to the inability to properly handle idle data intervals, leading to incorrect sampling and data alignment.
Innovation Solution
The apparatus includes end-of-transfer detection flip-flops, flag flip-flops, logic circuits, first-in-first-out buffers, and bypass flip-flops to detect the end of data transfer, determine idle data intervals, and stagger the bypass of internal flip-flops during idle times, ensuring accurate data alignment and handling of non-continuous data transfer by generating appropriate signals for the decision feedback equalizer.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a decision feedback equalizer is used for continuous data transfer, then signal integrity is improved, but misalignment occurs during non-continuous data transfer
Solution Approach 1:
The patent implements dynamic control of the decision feedback equalizer by enabling bypass modes during idle intervals. The system transitions between normal DFE operation and bypass operation based on data transfer continuity, allowing the equalizer to adapt its behavior to match the actual data stream conditions and prevent misalignment during non-continuous transfer.
Solution Approach 2:
The patent introduces an intermediary control mechanism that monitors data transfer continuity and controls the bypass operation of the DFE. This intermediary layer detects idle intervals and activates bypass modes to prevent the DFE from processing idle data, thereby maintaining alignment between the DFE internal state and actual data transfers.
2Reliability
If the decision feedback equalizer processes all incoming data, then equalization is maintained, but idle data causes misalignment
Solution Approach 1:
The patent extracts and removes idle data from the data stream by activating bypass modes during detected idle intervals. The system identifies idle data patterns and excludes them from DFE processing, preventing these non-informative samples from corrupting the equalizer's internal state and causing misalignment with subsequent valid data.
Solution Approach 2:
The patent performs preliminary detection of idle intervals before they can cause misalignment. By monitoring data transfer continuity in advance and predicting idle periods, the system proactively activates bypass modes to prevent the DFE from processing idle data, thereby maintaining alignment before the misalignment can occur.
3Loss of energy
If data transfer is non-continuous with idle intervals, then power saving is achieved, but alignment between flip-flops and I/O pad state is lost
Solution Approach 1:
The patent implements periodic bypass operation synchronized with the data transfer pattern. During idle intervals, the system periodically activates bypass modes to prevent the DFE from processing idle data, while maintaining normal operation during active data transfer. This periodic control ensures alignment is restored or maintained at appropriate intervals without continuously operating the DFE during idle periods.
Data Source
AI summary
An apparatus and a method for handling non-continuous data transfer for a decision feedback equalizer in a memory subsystem. The apparatus includes a plurality of end-of-transfer detection flip-flops configured to sample a read data enable signal; a flag flip-flop; a first logic circuit configured to generate a load enable signal in response to the end-of-transfer detection flip-flops and the flag flip-flop; a second logic circuit configured to generate a load data in response to the end-of-transfer detection flip-flops, the flag flip-flop and the read data enable signal; a plurality of first-in-first-out buffers configured to receive the load enable signal and the load data, and unload the load data as an end-of-transfer indicator in line with data strobe; and a plurality of bypass flip-flops configured to generate a bypass signal in response to the end-of-transfer indicator.