Differential Driver Circuit for Low-Voltage High-Bit-Rate Signaling
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Semiconductor devices face challenges in operating at low power supply voltages due to reduced voltage levels with miniaturization, leading to difficulties in maintaining signal amplitude and bit rates, and existing solutions like regulators can be unstable and increase parasitic capacitance.
Innovation Solution
A semiconductor device configuration with two drivers, DRVA and DRVB, that output differential signals from opposing terminals, allowing adjustment of output impedance and signal amplitudes by controlling the number of operating drivers and transistor configurations, reducing current flow and parasitic capacitance, thus enabling operation at low power supply voltages without the need for additional regulators.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Illumination intensity
If a voltage regulator is used to adjust signal voltage amplitude, then signal amplitude can be maintained, but parasitic capacitance increases and stability deteriorates
Solution Approach 1:
The patent removes the voltage regulator component from the signal transmission path entirely. Instead of using a regulator to adjust signal amplitude, the invention uses direct differential signaling where the signal amplitude is determined by the driver output characteristics and transmission line impedance matching, eliminating the source of parasitic capacitance associated with regulators.
Solution Approach 2:
The patent introduces differential signaling as an intermediary mechanism. Rather than directly regulating the voltage amplitude of single-ended signals (which requires capacitive coupling and regulation components), the system uses differential pairs where the signal amplitude is naturally controlled by the differential voltage swing, eliminating the need for voltage regulators and their associated parasitic capacitance.
2Area of stationary object
If miniaturization is advanced to reduce chip size, then chip size decreases, but power supply voltage decreases leading to signal transmission difficulties
Solution Approach 1:
The patent changes the signaling parameter from single-ended voltage levels to differential voltage swings. By using differential signaling, the system can maintain adequate signal amplitude with lower power supply voltages because the differential voltage swing does not require the same headroom as single-ended signals, enabling operation at reduced voltages while maintaining small chip dimensions.
Solution Approach 2:
The patent employs dynamic differential signaling where the signal representation transitions from static voltage levels to dynamic differential swings. This dynamic approach allows the signal to achieve sufficient amplitude through rapid voltage transitions rather than relying on high static voltage levels, enabling operation at lower power supply voltages consistent with miniaturized devices.
3Temperature
If signal amplitude is maintained at low power supply voltage, then low voltage operation is enabled, but bit rate decreases
Solution Approach 1:
The patent uses periodic differential signal swings at high frequencies to transmit data. By employing rapid alternating differential voltage swings rather than slow voltage level transitions, the system achieves high bit rates even at low power supply voltages. The periodic nature of differential signaling allows for higher frequency operation compared to single-ended signaling at the same voltage level.
Data Source
AI summary
A semiconductor device according to the present disclosure includes: a first output terminal and a second output terminal; a first driver that has a first positive terminal coupled to the first output terminal and a first negative terminal coupled to the second output terminal, and outputs a differential signal corresponding to a first signal from the first positive terminal and the first negative terminal; and a second driver that has a second positive terminal coupled to the second output terminal and a second negative terminal coupled to the first output terminal, and outputs a differential signal corresponding to the first signal from the second positive terminal and the second negative terminal.