Differential Memory Sensing With Capacitive Feedback
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory devices face challenges in reducing charge sharing between memory cells and sense components, leading to increased power consumption and performance limitations, particularly in achieving high memory cell density and reliable data retention.
Innovation Solution
The implementation of differential amplifier schemes that include an integrator capacitor with non-linear capacitance and a reference capacitor, which reduces or eliminates charge sharing by providing a capacitive feedback and allowing for selective direct feedback, enabling improved signal detection and reduced power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If traditional sense amplifier schemes are used, then memory cell density can be increased, but charge sharing between memory cells and sense components increases leading to higher power consumption
Solution Approach 1:
The sense amplifier is segmented into a first sense amplifier and a second sense amplifier that operate independently on different bit lines. This segmentation allows each amplifier to handle only a portion of the total sensing load, reducing charge sharing and power consumption while enabling higher memory cell density through parallel operation.
Solution Approach 2:
Multiple sense amplifiers are combined to work simultaneously on different bit lines, merging their individual sensing capabilities into a unified system. This combining approach distributes the power consumption across multiple units while achieving the required memory cell density through collective operation.
2Quantity of substance
If traditional sense amplifier schemes are used, then memory cell density can be increased, but read/write speeds decrease due to performance limitations
Solution Approach 1:
The sensing operation is segmented across multiple sense amplifiers that operate in parallel on different bit lines. This segmentation enables simultaneous sensing of multiple memory cells, maintaining high read/write speeds even as memory cell density increases through additional cells.
Solution Approach 2:
The sense amplifier system dynamically allocates sensing operations across multiple amplifiers based on which bit lines require sensing. This dynamic operation allows the system to maintain optimal read/write speeds by actively managing the parallel sensing resources to match the actual memory access patterns.
3Use of energy by moving object
If traditional sense amplifier schemes are used, then power consumption increases due to charge sharing, but data retention reliability decreases
Solution Approach 1:
The sense amplifier system is segmented into independent units that each handle specific bit lines, reducing charge sharing between memory cells and sense components. This segmentation lowers power consumption while maintaining data retention reliability by ensuring that each amplifier operates within its designated scope without interfering with other memory cells.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enhances the performance of memory devices by reducing power consumption, improving read/write speeds, and increasing memory cell density while maintaining data retention, thereby addressing the limitations of existing technologies.
Implementation Method 1
The amplifier component may include an integrator capacitor having a first node coupled with the first input node and a second node coupled with the output node
Implementation Method 2
the differential amplifier may be configured such that a current at the output node is proportional to a difference in voltage between the first input node and a second input node
Data Source
AI summary
Methods, systems, and devices for differential amplifier schemes for sensing memory cells are described. In one example, an apparatus may include a memory cell, a differential amplifier having a first input node, a second input node, and an output node that is coupled with the first input node via a first capacitor, and a second capacitor coupled with the first input node. The apparatus may include a controller configured to cause the apparatus to bias the first capacitor, couple the memory cell with the first input node, and generate, at the output node, a sense signal based at least in part on biasing the first capacitor and coupling the memory cell with the first input node. The apparatus may also include a sense component configured to determine a logic state stored by the memory cell based at least in part on the sense signal.