Differential Sampling Circuit With Capacitive Voltage Doubling

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional differential sampling circuits in analog-to-digital conversion systems face limitations in signal amplification and noise reduction, resulting in suboptimal signal-to-noise ratios.

Innovation Solution

The proposed differential sampling circuit employs additional switching elements and sampling capacitors to store and process differential signal pairs, achieving a doubled difference voltage during the holding cycle, thereby enhancing the signal-to-noise ratio and allowing for adjustable amplification by varying capacitance values.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If conventional differential sampling circuits are used, then the circuit structure is simple, but the signal amplification is insufficient and noise reduction is limited

Engineering Contradiction:
Improvesignal-to-noise ratioVSAvoidcircuit structure
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The sampling circuit is divided into multiple independent switching elements (first switching element, second switching element, third switching element, fourth switching element) and multiple sampling capacitors (first sampling capacitor, second sampling capacitor, third sampling capacitor, fourth sampling capacitor). Each switching element and capacitor combination operates independently to process differential signals, allowing the circuit to achieve higher signal-to-noise ratio through parallel processing while maintaining modular structure that manages complexity.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Multiple sampling capacitors are combined to store differential signals simultaneously. The first sampling capacitor stores the first differential signal, the second sampling capacitor stores the second differential signal, and additional capacitors provide redundancy and amplification. This merging of multiple storage elements achieves signal amplification and improved signal-to-noise ratio by combining multiple signal paths.

Inventive Principle:
Principle #5Merging (Combining)

2Power

If additional switching elements and sampling capacitors are added to double the difference voltage, then the signal amplification is enhanced, but the device complexity increases

Engineering Contradiction:
Improvedifference voltageVSAvoidnumber of switching elements and capacitors
Core Design Contradiction:
PowerVSDevice complexity

Solution Approach 1:

The circuit employs dynamic switching control where switching elements alternately connect and disconnect sampling capacitors during different phases of the sampling cycle. The switching elements are controlled to transfer charges between capacitors dynamically, enabling voltage doubling through capacitive coupling while managing the complexity through systematic switching sequences.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The circuit achieves voltage amplification by changing the electrical parameters during operation - specifically by transferring charge between capacitors with different voltage potentials and by controlling the switching timing to achieve constructive voltage addition. The capacitance values and switching timing are optimized to achieve the desired voltage doubling effect.

Inventive Principle:
Principle #35Parameter changes

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The solution effectively doubles the difference voltage, improving the signal-to-noise ratio and enabling adjustable amplification, which reduces the gain requirements of the buffering circuit and enhances the performance of analog-to-digital converters.

Implementation Method 1

the two input terminals of the analog-to-digital converter 120 are connected with the sampling capacitors Ca1 and Cb1, respectively. Consequently, the voltage +v1 of the first signal vp1 and the voltage −v1 of the second signal vin are stored in the sampling capacitors Ca1 and Cb1, respectively

Methodology Applied
Scientific EffectCapacitance: Capacitance

Data Source

PatentUS10311962B2Differential sampling circuit
Publication Date: 2019.06.04 MEDIATEK INC
  • US10311962B2 patent drawing
  • US10311962B2 patent drawing
  • US10311962B2 patent drawing

AI summary

A differential sampling circuit includes: a first switching element having a first terminal receiving a first signal of a differential signal pair, a second switching element having a first terminal receiving a second signal of the differential signal pair, a first sampling capacitor connected between two second terminals of the first and the second switching elements, a third switching element connected between the second terminal of the second switching element and a reference voltage, a fourth switching element having a first terminal receiving the second signal, a fifth switching element having a first terminal receiving the first signal, a second sampling capacitor connected between two second terminals of the fourth and the fifth switching elements, and a sixth switching element connected between the second terminal of the fifth switching element and the reference voltage.