Double-Buffered DIMM Channels for Memory Capacity and Signal Integrity
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current data storage systems are limited in the amount of memory they can utilize, hindering the processing of large amounts of data.
Innovation Solution
A double buffered memory topology is implemented, featuring a memory controller, data buffers, and dual in-line memory modules (DIMMs) with a primary and secondary channel configuration, enabling increased memory usage and data transfer rates through optimized signal integrity and buffering.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If current memory designs are used, then system simplicity is maintained, but the amount of memory that can be used is limited
Solution Approach 1:
The memory system is segmented into two independent buffer channels (first buffer channel and second buffer channel), each capable of operating independently. This segmentation allows the system to expand memory capacity by adding more buffers to each channel without overwhelming the control logic, as each channel can be managed separately with its own set of control signals.
Solution Approach 2:
The patent introduces a temporal dimension to memory operations by implementing double buffering, where data can be written to one buffer while simultaneously being read from another buffer. This time-based separation allows the system to effectively double the memory capacity without proportionally increasing the complexity of the memory interface, as the buffers operate in an interleaved fashion.
2Quantity of substance
If memory capacity is increased, then data processing capability improves, but signal integrity deteriorates
Solution Approach 1:
By dividing the memory system into separate buffer channels with dedicated control paths, the patent reduces signal interference and maintains signal integrity. Each channel has its own command/address buses and control signals, preventing signal congestion and degradation that would occur in a monolithic memory expansion.
Solution Approach 2:
The buffer components act as intermediaries between the memory controller and the DIMMs, isolating and managing signal integrity for each channel independently. These buffers regulate and condition signals before they reach the memory modules, ensuring that increased memory capacity does not compromise signal quality.
Data Source
AI summary
System and method for training and performing operations (e.g., read and write operations) on a double buffered memory topology. In some embodiments, eight DIMMs are coupled to a single channel. The training and operations schemes are configured with timing and signaling to allow training and operations with the double buffered memory topology. In some embodiments, the double buffered memory topology includes one or more buffers on a system board (e.g., motherboard).