Display Resource Scheduling for Embedded Systems

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing embedded systems face issues of higher energy consumption and slower graphic processing speeds due to inefficient use of display resources, as all graphic displays and processes are performed by the graphics processing unit, leading to suboptimal resource utilization and increased energy expenditure.

Innovation Solution

A display resource scheduling method that prioritizes the use of a display-specific hardware accelerator for graphic operations, with the graphics processing unit taking over when the accelerator's resources are exhausted, optimizing resource allocation and reducing energy consumption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If all graphic displays and processes are performed by the graphics processing unit, then the embedded system can maintain simple architecture, but energy consumption increases and processing speed decreases

Engineering Contradiction:
Improvearchitecture simplicityVSAvoidenergy consumption
Core Design Contradiction:
Device complexityVSUse of energy by moving object

Solution Approach 1:

The patent divides the graphic processing function into two separate components: a display-specific hardware accelerator for display operations and a graphics processing unit for other graphic operations. This segmentation allows each component to handle specific tasks, improving energy efficiency and processing speed without significantly increasing overall system complexity.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements a dynamic scheduling mechanism that automatically selects between the hardware accelerator and GPU based on the type of graphic operation required. The system dynamically adjusts resource allocation and task distribution, optimizing performance and energy consumption without requiring manual configuration or complex static architecture design.

Inventive Principle:
Principle #15Dynamics

2Device complexity

If all graphic displays and processes are performed by the graphics processing unit, then the system architecture remains simple, but graphic processing speed becomes slower

Engineering Contradiction:
Improvearchitecture simplicityVSAvoidgraphic processing speed
Core Design Contradiction:
Device complexityVSSpeed

Solution Approach 1:

The patent segments graphic processing into display-specific operations handled by a dedicated hardware accelerator and other graphic operations handled by the GPU. This functional segmentation enables parallel processing and optimizes speed for display-critical operations without requiring a complete architectural overhaul.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces a display resource scheduling mechanism that acts as an intermediary between the GPU and display output. This scheduler optimizes the workflow by directing appropriate tasks to the hardware accelerator, improving overall processing speed without adding significant architectural complexity.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Use of energy by moving object

If the hardware accelerator is used for display operations, then energy consumption is reduced, but device complexity increases

Engineering Contradiction:
Improveenergy consumptionVSAvoiddevice complexity
Core Design Contradiction:
Use of energy by moving objectVSDevice complexity

Solution Approach 1:

The patent designs the display resource scheduling mechanism to serve multiple functions: task allocation, resource management, and performance optimization. This multi-functional approach reduces the need for separate control systems, minimizing the increase in device complexity while achieving energy savings through hardware accelerator utilization.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The display resource scheduling mechanism operates autonomously, automatically selecting between the hardware accelerator and GPU based on operation requirements. This self-service capability eliminates the need for complex manual configuration or external control systems, keeping device complexity manageable while achieving energy optimization.

Inventive Principle:
Principle #25Self-service

4Duration of action of moving object

If the hardware accelerator is used for display operations, then standby time is extended, but device complexity increases

Engineering Contradiction:
Improvestandby timeVSAvoiddevice complexity
Core Design Contradiction:
Duration of action of moving objectVSDevice complexity

Solution Approach 1:

The display resource scheduling mechanism performs multiple functions including task allocation, resource management, and energy optimization. This multi-functionality reduces the need for additional separate systems, limiting the increase in device complexity while achieving extended standby time through efficient hardware accelerator utilization.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The scheduling mechanism operates autonomously to manage hardware accelerator and GPU resources, automatically optimizing energy consumption to extend standby time. This self-service operation avoids the need for complex external control systems, keeping device complexity manageable while achieving the goal of extended operational duration.

Inventive Principle:
Principle #25Self-service

Data Source

PatentEP3627319B1Display resource scheduling method and device for embedded system
Publication Date: 2023.01.25 CLOUDMINDS (SHENZHEN) ROBOTICS SYST CO LTD
  • EP3627319B1 patent drawingFigure 1
  • EP3627319B1 patent drawingFigure 2
  • EP3627319B1 patent drawingFigure 3

AI summary

The present disclosure relates to a display resource scheduling method and device for an embedded system, a computer readable storage medium and an electronic device. The embodiment of the present disclosure provides a display resource scheduling method for an embedded system, at least a host operating system and a first guest operating system running on the embedded system, and the embedded system including a graphics processing unit and a display-specific hardware accelerator. The method includes: receiving a graphic to be displayed of the first guest operating system; preferentially scheduling the display-specific hardware accelerator to perform a display operation on the graphic to be displayed; if resources of the display-specific hardware accelerator are exhausted, scheduling the graphics processing unit to perform a display operation on the graphic to be displayed. The display resource scheduling method for the embedded system provided by the embodiment of the present disclosure can improve the utilization rate of the display resources of the embedded system and reduce the energy consumption of the embedded system.