Display Device Bezel Width Reduction via Segmented Seal Pattern
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The existing Gate-in-Panel (GIP) type LCD devices have a wide bezel due to the inclusion of a built-in shift register and seal pattern in the non-display area, which complicates the scribing process and can lead to substrate cracks, reducing the rigidity and increasing the bezel width.
Innovation Solution
A display device with a first substrate having a built-in shift register and a seal pattern where the seal pattern is hardened using different processes to overlap the built-in shift register, including areas with openings to reduce the bezel width and facilitate the scribing process, and the built-in shift register includes switching elements with gate electrodes and semiconductor layers to manage signal lines and voltage applications.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Length of stationary object
If the seal pattern is formed to overlap the built-in shift register in the non-display area, then the bezel width is decreased, but the scribing process becomes complicated and substrate cracks may occur
Solution Approach 1:
The seal pattern is divided into multiple segments: a first seal pattern in the display area and a second seal pattern in the non-display area. The second seal pattern is further segmented into multiple portions that are spaced apart, allowing the scribing line to pass through the gaps without cutting through the entire seal pattern, thus preventing substrate cracks while maintaining reduced bezel width.
Solution Approach 2:
Different regions of the seal pattern have different properties: the first seal pattern in the display area provides strong sealing, while the second seal pattern in the non-display area is designed with gaps to facilitate scribing. The gate-in-panel circuit is positioned in specific local areas to optimize both sealing performance and manufacturability.
2Ease of manufacture
If the seal pattern overlaps the scribing line, then the scribing process is simplified, but the rigidity of the substrate is reduced and cracks may occur
Solution Approach 1:
The second seal pattern is segmented into multiple portions with gaps between them, allowing the scribing line to pass through without cutting through continuous seal material. This segmentation maintains substrate rigidity by preserving intact seal regions while enabling clean separation during manufacturing.
3Volume of moving object
If the built-in shift register is positioned in the non-display area, then the driving circuit volume is reduced, but the bezel width increases due to the seal pattern requirements
Solution Approach 1:
The gate-in-panel driving circuit is merged with the display area by extending the gate line into the non-display area and positioning the built-in shift register adjacent to the display area. This integration allows the seal pattern to overlap the circuit components, reducing the overall bezel width while maintaining compact driving circuit volume.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution effectively decreases the bezel width, simplifies the scribing process, and enhances the rigidity of the substrates by allowing for precise hardening of the seal pattern without overlapping the scribing line, thus preventing cracks and improving the overall display device design.
Implementation Method 1
a first hardening area hardened by a first hardening process to overlap a portion of the built-in shift register
Implementation Method 2
a second hardening area hardened by a second hardening process different from the first hardening process to overlap a portion of the built-in shift register
Data Source
AI summary
Disclosed are a TFT array substrate for decreasing a bezel width and a display device including the same. The display device includes a first substrate including a display area (including a pixel formed in a pixel area defined by a gate line and a data line which intersect) and a non-display area that includes a built-in shift register connected to the gate line and a gate link part connected to the built-in shift register, a second substrate facing the first substrate, and a seal pattern formed in the non-display area of the first substrate in correspondence with an edge portion of the second substrate to facing-couple the first and second substrates. The seal pattern includes a first hardening area hardened by a first hardening process, and a second hardening area hardened by a second hardening process.