Distributed ESD Protection Circuit with Secondary Network

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Integrated circuits are vulnerable to damage from electrostatic discharge (ESD) events due to their increasing fragility and the high voltages generated by sources such as humans, which can exceed the design voltage, leading to potential damage to internal circuitry.

Innovation Solution

The implementation of a distributed ESD protection circuitry that includes a primary and secondary ESD protection network, utilizing MOSFET transistors, diodes, and resistive elements to provide multiple ESD current paths, reducing the voltage stress on protected devices and minimizing additional semiconductor area required.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If a single ESD protection network is used, then the circuit structure is simple, but the ESD stress voltage on protected devices is high

Engineering Contradiction:
Improvecircuit structureVSAvoidESD stress voltage
Core Design Contradiction:
Device complexityVSObject-affected harmful factors

Solution Approach 1:

The ESD protection network is divided into a primary ESD protection network and a secondary ESD protection network. The primary network handles initial ESD current diversion, while the secondary network provides additional protection path. This segmentation allows the system to distribute ESD stress across multiple stages, reducing the voltage burden on any single protection element and on the protected devices.

Inventive Principle:
Principle #1Segmentation

2Object-affected harmful factors

If multiple ESD protection networks are added, then ESD stress voltage is reduced, but semiconductor area increases

Engineering Contradiction:
ImproveESD stress voltageVSAvoidsemiconductor area
Core Design Contradiction:
Object-affected harmful factorsVSArea of stationary object

Solution Approach 1:

The secondary ESD protection network is strategically positioned and activated only during ESD events. The circuit elements are designed with local optimization - the secondary network remains dormant during normal operation and only activates when ESD conditions are detected, providing protection precisely where and when needed without occupying excessive area during normal circuit operation.

Inventive Principle:
Principle #3Local quality

3Reliability

If ESD protection circuits are implemented, then device reliability is improved, but device complexity increases

Engineering Contradiction:
Improvedevice reliabilityVSAvoidcircuit complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The ESD protection circuit incorporates dynamic activation characteristics. The secondary ESD protection network is designed to activate only during ESD events through voltage-dependent behavior. During normal operation, the protection circuits remain inactive or in a high-impedance state, minimizing their impact on circuit complexity. When ESD occurs, the protection networks dynamically switch to active states to provide protection.

Inventive Principle:
Principle #15Dynamics

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The secondary ESD protection network effectively reduces ESD stress voltage across devices, providing enhanced protection while maintaining minimal semiconductor area usage, thus safeguarding integrated circuit components from damaging ESD events.

Implementation Method 1

Electrostatic discharge ('ESD'), originating from such sources as a mechanical chip carrier, a plastic chip storage device, or even a human being can generate a voltage that is many times greater than the design voltage of the integrated circuit

Methodology Applied
Scientific EffectElectrostatic Discharge: Electrostatic Discharge

Implementation Method 2

a resistive element having a first terminal coupled to the pad and having a second terminal

Methodology Applied
Scientific EffectElectrical Resistance: Electrical Resistance

Data Source

PatentUS7777998B2Electrostatic discharge circuit and method therefor
Publication Date: 2010.08.17 NXP USA INC
  • US7777998B2 patent drawing
  • US7777998B2 patent drawing
  • US7777998B2 patent drawing

AI summary

Circuitry on integrated circuits usually includes protection against electrostatic discharge (ESD) events. A second ESD current path may be provided in addition to a first ESD current path for shunting ESD current away from circuitry to be protected during an ESD event. In addition to the standard power and ground buses used to provide power and ground voltages to the protected circuitry, one or more extra power and/or ground buses and associated circuitry may be added for improved ESD protection.