Distributed Memory Sub-Block Access for Balanced Array Current
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In semiconductor memory devices, current imbalances during simultaneous access of multiple cells lead to noise in the memory array due to uneven current distribution, particularly when cells near each other are accessed simultaneously.
Innovation Solution
The memory array is divided into sub-blocks that are distributed across the array, allowing simultaneous access of cells within these sub-blocks while preventing access to cells outside the selected sub-blocks, thereby distributing current flow more evenly across the array.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If multiple memory cells are accessed simultaneously in the same region, then access speed is improved, but current imbalance and noise increase
Solution Approach 1:
The memory array is divided into multiple sub-blocks (first sub-block, second sub-block, etc.) that are spatially distributed across the array. When multiple cells need to be accessed simultaneously, the patent selects cells from different sub-blocks rather than concentrating access in one region. This segmentation of the memory array into distributed sub-blocks allows parallel access while spreading current flow across different physical regions, thereby maintaining high access speed while reducing current imbalance and noise interference.
2Productivity
If cells in one region are accessed while others are not, then access efficiency is improved, but noise in the memory array increases
Solution Approach 1:
The patent applies local quality by selectively enabling specific sub-blocks based on the access pattern requirements. Different sub-blocks can be enabled independently depending on which data needs to be accessed. By distributing the enabled sub-blocks across different regions of the memory array, the current flow is localized to specific areas rather than concentrating all current in one region, thus maintaining access efficiency while reducing overall noise in the memory array.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
Apparatuses and methods involving accessing distributed sub-blocks of memory cells are described. In one such method, distributed sub-blocks of memory cells in a memory array are enabled to be accessed at the same time. Additional embodiments are described.