Flexible DLL Calibration Modes for Memory I/O Timing Power Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Traditional delay locked loop (DLL) calibration in I/O circuits consumes significant power, especially in low power mode applications, where continuous tracking is required to maintain timing margins, but this can be unnecessary in lower speed signaling scenarios, leading to inefficient power usage.
Innovation Solution
Implementing flexible DLL calibration modes that allow for selective enabling and disabling of DLL calibration based on operating conditions, enabling periodic or continuous calibration depending on the system's needs, thereby balancing power consumption and timing margins.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If continuous DLL calibration is performed to maintain timing margins, then timing precision is improved, but power consumption increases
Solution Approach 1:
The patent implements periodic DLL calibration instead of continuous calibration. The system performs calibration at predetermined intervals or based on specific triggering events, allowing the DLL to maintain timing accuracy over extended periods without continuous power consumption. This resolves the contradiction by providing timing precision only when needed rather than constantly.
Solution Approach 2:
The patent introduces dynamic calibration mode selection that adapts to different operating conditions. The system can switch between continuous calibration mode (for high-speed signaling requiring tight timing margins) and periodic calibration mode (for lower-speed applications where timing margins are more tolerant). This dynamic adaptation resolves the contradiction by matching calibration intensity to actual system needs.
2Speed
If DLL calibration is continuously operated to ensure timing margins for high-speed signaling, then signaling speed capability is improved, but power consumption increases
Solution Approach 1:
The patent implements dynamic calibration mode selection that adapts to different operating conditions. The system can switch between continuous calibration mode (for high-speed signaling requiring tight timing margins) and periodic calibration mode (for lower-speed applications where timing margins are more tolerant). This dynamic adaptation resolves the contradiction by matching calibration intensity to actual system needs.
Solution Approach 2:
The patent changes the operational parameters of DLL calibration based on signaling speed requirements. For high-speed signaling, the system maintains continuous calibration with tight timing margins. For lower-speed signaling, the system transitions to periodic calibration with more tolerant timing margins, thereby reducing power consumption while maintaining adequate performance.
3Loss of energy
If DLL calibration is disabled to reduce power consumption in low-speed applications, then power efficiency is improved, but timing margin reliability deteriorates
Solution Approach 1:
The patent implements periodic DLL calibration instead of continuous calibration. The system performs calibration at predetermined intervals or based on specific triggering events, allowing the DLL to maintain timing accuracy over extended periods without continuous power consumption. This resolves the contradiction by providing timing precision only when needed rather than constantly.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A memory device performs DLL (delay locked loop) calibration in accordance with a DLL calibration mode configured for the memory device. A host controller can configure the calibration mode based on operating conditions for the memory device. The memory device includes an input/output (I/O) interface circuit and a delay locked loop (DLL) circuit coupled to control I/O timing of the I/O interface. A control circuit of the memory device selectively enables and disables DLL calibration in accordance with the DLL calibration mode. When selectively enabled, the DLL calibration is to operate at a time interval identified by the DLL calibration mode, and when selectively disabled, the DLL calibration is to cease or refrain from DLL calibration operations.