Doped Semiconductor Interposer Capacitors for Noise Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing decoupling capacitors on interposers have low capacitance and high manufacturing costs due to the use of metal layers, which do not effectively reduce signal noise and current leakage between integrated circuits.
Innovation Solution
The use of doped semiconductor layers to form capacitive devices on interposers, eliminating the need for expensive metal layers and increasing capacitance by 5 to 50 times compared to metal-insulator-metal capacitors.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If metal-insulator-metal decoupling capacitors are used on interposers, then the capacitive function is provided, but the manufacturing cost increases and the capacitance remains relatively low
Solution Approach 1:
The patent changes the material parameters by replacing metal layers with doped semiconductor layers (n-type and p-type regions). This substitution fundamentally alters the capacitive structure from metal-insulator-metal to semiconductor-based, achieving both lower cost and higher capacitance by utilizing the inherent electrical properties of doped semiconductor regions instead of expensive metal materials.
Solution Approach 2:
The invention replaces expensive metal layers with cheaper doped semiconductor regions that can be formed using standard semiconductor fabrication processes. The doped regions serve as the capacitive elements, eliminating the need for costly metal deposition and reducing overall manufacturing expenses while maintaining or improving capacitive performance.
2Reliability
If metal-insulator-metal decoupling capacitors are used on interposers, then the capacitive function is provided, but the capacitance value remains relatively low
Solution Approach 1:
The patent achieves higher capacitance by changing the material composition from metal to doped semiconductor. The doped semiconductor layers (n-type and p-type regions) provide superior capacitive properties compared to metal-insulator-metal structures, resulting in capacitance values that are 5 to 50 times greater while using standard semiconductor materials and processes.
3Productivity
If integrated circuits are positioned in close proximity on interposers, then the electrical current path length is reduced, but signal noise and current leakage increase
Solution Approach 1:
The patent introduces doped semiconductor regions as intermediary capacitive elements between adjacent integrated circuits. These regions act as decoupling capacitors that electrically isolate neighboring circuits, blocking signal noise and current leakage while allowing the circuits to remain in close proximity for efficient current paths. The intermediary doped regions absorb and filter electrical interference.
Solution Approach 2:
The invention uses simple doped semiconductor regions formed through standard fabrication steps to provide decoupling functionality. These regions are integrated directly into the interposer substrate without requiring additional complex components, providing effective noise reduction at minimal cost and with simple implementation.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The capacitive devices effectively reduce signal noise and leakage between integrated circuits, improving device performance while being more cost-efficient.
Implementation Method 1
The capacitive devices are formed from doped semiconductor layers... the capacitance of the capacitive devices of the present invention is about 5 times to about 50 times greater than the capacitance of decoupling capacitors utilizing a metal-insulator-metal structure
Data Source
AI summary
Embodiments of the invention generally relate to interposers for packaging integrated circuits. The interposers include capacitive devices for reducing signal noise and leakage between adjacent integrated circuits coupled to the interposers. The capacitive devices are formed from doped semiconductor layers. In one embodiment, an interposer includes a substrate having doped regions of opposing conductivities. First and second oxide layers are disposed over the doped regions. A first interconnect disposed in the second oxide layer is electrically coupled to a doped region of a first conductivity, and a second interconnect disposed in the second oxide is electrically coupled to a doped region of a second conductivity. Additional capacitive devices utilizing doped semiconductor layers are also disclosed.