Double-Layer Data Line Impedance Reduction in Array Substrates

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Increasing the number of pixels in display panels to enhance resolution leads to longer data lines, resulting in increased impedance and decreased charging capability, causing display unevenness due to the metallic nature of the data lines.

Innovation Solution

The implementation of a double-layer data line configuration on the array substrate, where the second data line is connected to the first data line through via holes in insulating layers, effectively reducing impedance by increasing the surface area of the data lines and improving charging capability.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If the number of pixels is increased to increase the resolution of the panel, then the resolution is improved, but the length of the data line is increased resulting in impedance increase

Engineering Contradiction:
ImproveresolutionVSAvoiddata line length
Core Design Contradiction:
Measurement precisionVSLength of stationary object

Solution Approach 1:

The patent transitions from a single-plane data line configuration to a three-dimensional stacked configuration with first and second data lines positioned at different vertical levels (different dimensions). The first data line is disposed on the substrate while the second data line is disposed on the first insulating layer, creating a multi-layer structure that reduces the effective path length and impedance by utilizing the vertical dimension for signal routing.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Measurement precision

If the length of the data line is increased, then the resolution is improved, but the impedance of the data line increases causing charging capability degradation

Engineering Contradiction:
ImproveresolutionVSAvoidcharging capability
Core Design Contradiction:
Measurement precisionVSReliability

Solution Approach 1:

By stacking data lines in multiple layers (first data line on substrate, second data line on first insulating layer), the patent creates a three-dimensional configuration that effectively reduces the impedance by providing alternative signal paths and reducing the effective resistance, thereby improving charging capability while maintaining high resolution.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The patent employs a composite structure combining conductive materials (data lines) with insulating materials (first insulating layer, second insulating layer, buffer layer) to create a multi-functional stacked configuration. This composite approach allows the data lines to be positioned at optimal locations for both signal transmission and impedance reduction while maintaining electrical isolation between layers.

Inventive Principle:
Principle #40Composite materials

3Length of stationary object

If the impedance of the data line increases, then the data line length is increased, but the display uniformity deteriorates due to insufficient charging capability

Engineering Contradiction:
Improvedata line lengthVSAvoiddisplay uniformity
Core Design Contradiction:
Length of stationary objectVSStability of the object's composition

Solution Approach 1:

The stacked multi-layer configuration of data lines reduces impedance by utilizing vertical stacking, which provides shorter effective current paths and reduces resistive losses. This impedance reduction ensures uniform charging capability across all pixels regardless of their position, thereby maintaining display uniformity even when data lines extend across large panel areas to support high resolution.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS11322521B2Array substrate and manufacturing method thereof
Publication Date: 2022.05.03 WUHAN CHINA STAR OPTOELECTRONICS TECH CO LTD
  • US11322521B2 patent drawing
  • US11322521B2 patent drawing
  • US11322521B2 patent drawing

AI summary

Disclosed is an array substrate, including a substrate, and a first data line, a first insulating layer and a second data line, which are disposed on the substrate in sequence. The first insulating layer is provided with a first via hole. The second data line is connected to the first data line through the first via hole. By configuring double-layer data lines, an area of the data lines is increased, thereby reducing the impedance of the data lines, thereby improving the charging capability of the remote pixels and the display quality of the panel.