DRAM Module EEPROM Test via I2C Bus Addressing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing test systems for Dynamic Random Access Memory (DRAM) modules in AMD systems do not verify the information read and write functions of the Electronically-Erasable Programmable Read-Only Memory (EEPROM), leading to potential issues such as poor stability and declining efficiency over time.
Innovation Solution
A test system that includes at least one memory module slot and a processing unit with an I2C operation register, which accesses the DRAM module through an I2C bus to write and read test data from the EEPROM, utilizing the PCA9546A chip for addressing multiple DRAM modules and reducing the number of write and read operations to adapt to the limited capabilities of the EEPROM.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If SPD information and temperature sensing information are not tested, then production testing is simplified and faster, but system stability and operational reliability deteriorate
Solution Approach 1:
The patent performs preliminary testing of SPD information and temperature sensing information during the production stage using a test system with I2C bus access. This preliminary action ensures that the memory module's EEPROM can correctly store and retrieve critical configuration data before the product is deployed, thereby preventing potential stability issues in later operation while maintaining efficient testing processes.
2Device complexity
If multiple DRAM modules share the same I2C bus, then device complexity is reduced, but communication address conflicts arise
Solution Approach 1:
The patent implements address segmentation by assigning unique I2C slave addresses to each DRAM module's EEPROM. The test system iterates through expected address ranges (e.g., 0x50-0x5F) to identify and verify each module's unique address, preventing communication conflicts while maintaining the simplicity of the shared I2C bus architecture.
Solution Approach 2:
The patent incorporates feedback mechanisms where the test system reads back the I2C slave address from each DRAM module's EEPROM and verifies it matches the expected value. This feedback loop ensures correct address assignment and detects potential conflicts or manufacturing defects, thereby maintaining communication reliability without adding complex addressing infrastructure.
3Reliability
If EEPROM write and read operations are performed excessively, then testing thoroughness is improved, but EEPROM lifespan and energy consumption worsen
Solution Approach 1:
The patent applies partial action by performing a limited number of write and read operations on the EEPROM during testing. Instead of continuously writing and reading data, the system performs sufficient operations to verify functionality (typically one write and one read cycle) and then stops. This approach ensures thorough testing of the EEPROM's read/write capabilities while minimizing unnecessary operations that would consume energy and reduce EEPROM lifespan.
Data Source
AI summary
A test system for a DRAM module of an AMD system is configured to verify information write and read functions of an EEPROM included in the DRAM module. The test system includes at least one memory module slot and a processing unit. The at least one memory module slot is configured for insertion of the DRAM module. The DRAM module includes the EEPROM. After an operating system controlling the processing unit, an I2C operation register of the processing unit can access the DRAM module through an I2C bus, and can write test data to and read the test data from the EEPROM. When the test data does not have sample data, it can be replaced by serial presence detection information.