Drive Circuit Error Detection Signal Management
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In drive circuits for semiconductor devices, the continuous output of error detection signals increases power consumption in level shift circuits, as existing solutions do not efficiently manage the transmission and cessation of these signals.
Innovation Solution
A drive circuit with a control section, first and second level shift sections, and an error detection section that maintains error detection signal output until a release signal is received, using set and reset pulse signals to control the semiconductor device's state and reduce power consumption by minimizing the period of error detection signal transmission.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the error detection signal is continuously output to ensure reliable transmission to the control section, then the reliability of error detection is improved, but the power consumption in the level shift circuit increases
Solution Approach 1:
The error detection signal is output periodically at specific timings (when the semiconductor device transitions to On-state or Off-state) rather than continuously, reducing power consumption while ensuring reliable error detection at critical moments
Solution Approach 2:
The error detection signal is output in advance at transition timings before the actual error condition fully develops, allowing the control section to prepare for potential errors and respond more effectively
Data Source
AI summary
A drive circuit includes: a control section generating a control signal; a first level shift section raising a level of a signal from the control section; a high side drive section controlling a semiconductor device; and a second level shift section lowering a level of a signal from the high side drive section for input to the control section. The high side drive section has an error detection section maintaining an output of an error detection signal when the semiconductor device is in an error status until a release signal is input, the control section has an error handling section outputting the release signal to the high side drive section via the first level shift section when the error detection signal is input via the second level shift section, and the error detection section stops the output of the error detection signal when the release signal is input.