Dual-loop Switched Capacitor Converter Voltage Regulation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Traditional single-loop regulated switched-capacitor converters suffer from reduced power efficiency when both load and input voltages vary significantly, as they struggle to maintain a fixed output voltage, leading to inefficiencies and voltage ripples.

Innovation Solution

A dual-loop regulated switched-capacitor converter circuit is introduced, utilizing a pulse modulator and a digital controller to dynamically adjust the switch sizes and clock frequency, enabling pulse skipping or frequency modulation to maintain output voltage stability, with an optional large switched capacitor array for heavy loads.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Stability of the object's composition

If a single-loop regulation is used to maintain fixed output voltage, then output voltage stability is improved, but power efficiency deteriorates when load and input voltages vary significantly

Engineering Contradiction:
Improveoutput voltage stabilityVSAvoidpower efficiency
Core Design Contradiction:
Stability of the object's compositionVSLoss of energy

Solution Approach 1:

The single regulation loop is segmented into two independent loops: an outer voltage regulation loop that maintains fixed output voltage, and an inner efficiency optimization loop that adjusts converter parameters. This segmentation allows each loop to specialize in one function, resolving the contradiction between voltage stability and power efficiency.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements dual feedback mechanisms: voltage feedback for output stabilization and efficiency feedback that monitors power loss and adjusts the switched capacitor array configuration accordingly. This layered feedback system enables simultaneous optimization of both voltage stability and power efficiency.

Inventive Principle:
Principle #23Feedback

2Stability of the object's composition

If pulse frequency modulation is used to regulate output voltage, then voltage regulation is achieved, but switch array output impedance causes voltage drop and reduces power efficiency

Engineering Contradiction:
Improveoutput voltage regulationVSAvoidpower efficiency
Core Design Contradiction:
Stability of the object's compositionVSLoss of energy

Solution Approach 1:

The patent dynamically adjusts the output impedance of the switched capacitor array by changing the configuration and number of active capacitors based on load conditions. This dynamic impedance adjustment minimizes voltage drops across the switch array while maintaining voltage regulation, thereby improving power efficiency.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes operational parameters including the effective capacitance value and switching frequency based on load demands. By adapting these parameters in real-time, the system reduces unnecessary voltage drops and optimizes power transfer efficiency while maintaining regulated output voltage.

Inventive Principle:
Principle #35Parameter changes

3Loss of energy

If switched capacitor sizes are changed to regulate output voltage, then power efficiency is improved, but voltage ripples are affected

Engineering Contradiction:
Improvepower efficiencyVSAvoidoutput voltage ripples
Core Design Contradiction:
Loss of energyVSStability of the object's composition

Solution Approach 1:

The patent employs periodic switching of capacitor arrays with carefully designed non-overlapping clock phases. This periodic action ensures that capacitor switching occurs at optimal moments in the switching cycle, minimizing voltage ripples while maintaining the efficiency benefits of dynamic capacitor sizing.

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

The patent uses a nested structure where multiple capacitor arrays of different sizes are available, and the controller selects and combines appropriate arrays based on load conditions. This nesting allows smooth transitions between different capacitance levels, reducing voltage ripples that would occur with abrupt size changes.

Inventive Principle:
Principle #7Nested doll (Nesting)

4Loss of energy

If continuous switching between different capacitor sizes is performed, then power efficiency is optimized, but voltage ripples increase

Engineering Contradiction:
Improvepower efficiencyVSAvoidoutput voltage ripples
Core Design Contradiction:
Loss of energyVSStability of the object's composition

Solution Approach 1:

Instead of continuously switching between all available capacitor sizes, the system uses partial action by selecting from a limited subset of capacitor configurations that provide sufficient efficiency optimization. This reduces the frequency of switching events, thereby minimizing voltage ripples while maintaining acceptable power efficiency.

Inventive Principle:
Principle #16Partial or excessive action

Solution Approach 2:

The patent anticipates load changes and pre-configures capacitor arrays to minimize transitions. By predicting when switching will be necessary and preparing in advance, the system reduces abrupt changes that cause voltage ripples, cushioning the transition effects before they impact the output.

Inventive Principle:
Principle #11Beforehand cushioning (Prior cushioning)

Data Source

PatentUS10958162B1Dual-loop regulated switched capacitor DC-DC converter
Publication Date: 2021.03.23 VIDATRONIC
  • US10958162B1 patent drawing
  • US10958162B1 patent drawing
  • US10958162B1 patent drawing

AI summary

A dual loop regulated switched-capacitor converter circuit includes a switched capacitor array that includes a plurality of switches and capacitors; a digital controller for controlling the switched capacitor array; a pulse modulator connected to the digital controller; a clock generator connected to the digital controller; a first comparator connected to the pulse modulator; and a feedback network connected to the first comparator.