Dual-Path Double-Zero CTLE for High-Frequency Boost and DC Recovery
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current continuous time linear equalizers (CTLEs) require multiple stages to achieve adequate compensation, leading to increased power consumption and silicon area usage, while also necessitating DC gain recovery stages to address low frequency attenuation.
Innovation Solution
A dual path, double zero CTLE design with a transadmittance amplifier stage featuring first and second gain paths, providing DC gain recovery and high frequency gains, and a transimpedance amplifier stage for output voltage conversion, allowing for enhanced high-frequency boost without additional power or area consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If multiple stages of CTLE are used to achieve adequate signal compensation, then signal integrity is improved, but power consumption and silicon area usage increase
Solution Approach 1:
The equalizer is divided into two independent gain paths (first gain path with DC gain recovery and first high frequency gain, second gain path with second high frequency gain) that process signals in parallel. This segmentation allows each path to be optimized independently for specific frequency ranges, achieving comprehensive signal compensation while maintaining lower overall power consumption and silicon area usage compared to traditional multi-stage cascaded CTLEs
2Reliability
If multiple stages of CTLE are used to achieve adequate signal compensation, then signal integrity is improved, but silicon area usage increases
Solution Approach 1:
The patent merges DC gain recovery and high frequency gain functions into a single transadmittance amplifier stage with two parallel gain paths. The first gain path provides DC gain recovery and first high frequency gain, while the second gain path provides second high frequency gain. This consolidation achieves comprehensive signal compensation in one stage, eliminating the need for multiple cascaded CTLE stages and reducing silicon area usage
3Reliability
If DC gain recovery stages are added to address low frequency attenuation, then low frequency signal quality is improved, but device complexity increases
Solution Approach 1:
The first gain path in the transadmittance amplifier stage is designed to provide both DC gain recovery and first high frequency gain simultaneously. This multi-functional design addresses low frequency attenuation and high frequency compensation in a single integrated path, eliminating the need for separate DC gain recovery stages and reducing overall device complexity
Data Source
Figure 1~4
Figure 2
Figure 5
AI summary
A transadmittance amplifier stage is coupled to a transimpedance amplifier stage to form a continuous time linear equalizer. The transadmittance amplifier stage has first and second gain paths and is configured to input a first signal and output a second signal. The first gain path is configured to provide a DC gain recovery and a first high frequency gain to the first signal. The second gain path is configured to provide a second high frequency gain to the first signal. The second signal is generated by the transadmittance amplifier stage based on the gain recovery of the first signal and the high frequency gains of the first signal. The transimpedance amplifier stage is configured to input the second signal from the transadmittance amplifier stage and convert the second signal to an output voltage signal.