DUT Synchronization with ATE Check Cycle via SOP Indicator

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Automated test equipment (ATE) often incorrectly identifies device under test (DUT) failures due to clock drift, which causes deterministic data mismatches between DUTs and ATE, leading to false test results.

Innovation Solution

The DUT synchronizes with the ATE's check cycle by transmitting a Start of Packet (SOP) indicator, allowing the ATE to delay evaluation and compensate for clock drift, ensuring accurate comparison of test packets.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the ATE uses a fixed check cycle to evaluate DUT responses, then the testing process is simple and deterministic, but clock drift causes data misalignment and false test failures

Engineering Contradiction:
Improvetest accuracyVSAvoidsynchronization mechanism
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The DUT transmits the SOP indicator in advance before the actual test data packet. This preliminary signal allows the ATE to prepare its evaluation timing and adjust for clock drift before the main data arrives, ensuring accurate synchronization without complex continuous adjustment mechanisms

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The SOP indicator acts as an intermediary signal between the DUT and ATE. This separate synchronization marker enables the ATE to determine the exact start of data transmission and align its check cycle accordingly, resolving the timing mismatch caused by clock drift without requiring complex bidirectional communication protocols

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If the ATE evaluates data immediately upon receipt, then testing speed is high, but clock drift causes evaluation at wrong time windows resulting in false failures

Engineering Contradiction:
Improvetest result accuracyVSAvoidtesting throughput
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The ATE receives and processes the SOP indicator in advance before the actual test data arrives. This allows the ATE to pre-configure its evaluation time window and delay mechanism, ensuring that when the data is evaluated, it occurs at the correct moment without requiring complex real-time adjustments that would reduce throughput

Inventive Principle:
Principle #10Preliminary action

3Reliability

If the ATE uses a fixed evaluation time window, then the testing process is simple and fast, but clock drift causes data to arrive outside the expected window leading to test failures

Engineering Contradiction:
Improvetest pass rateVSAvoidtime window adjustment mechanism
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The SOP indicator provides advance notice of data arrival, allowing the ATE to dynamically adjust the evaluation time window before the actual data is received. This preliminary timing signal enables flexible window adjustment without requiring complex continuous monitoring or feedback mechanisms during the evaluation phase

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The evaluation time window transitions from a fixed static parameter to a dynamic adjustable parameter. The SOP indicator triggers the ATE to adjust the window timing based on actual DUT response timing, allowing the system to adapt to clock drift while maintaining simple fixed-window evaluation logic for passing cases

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS12140632B2Device under test synchronization with automated test equipment check cycle
Publication Date: 2024.11.12 SYNOPSYS INC
  • US12140632B2 patent drawing
  • US12140632B2 patent drawing
  • US12140632B2 patent drawing

AI summary

Systems, integrated circuits and methods for synchronizing testing a Device under test (DUT) with an automated test equipment (ATE) is provided. In one example, a method includes transmitting a test packet from an ATE to a first Device Under Test DUT; receiving, at the ATE from the DUT, a result packet; and in response to receiving a Start of Packet (SOP) indicator from the DUT at the ATE, evaluating the first DUT by comparing the result packet to an expected packet associated with the test packet.