Dynamic Array Architecture for Lithographic Gap Resolution
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The semiconductor industry faces challenges in managing the lithographic gap, where the difference between feature sizes and light wavelengths used in photolithography leads to complex and unpredictable light interactions, resulting in reduced manufacturing yield and increased complexity in design rules, which are time-consuming, expensive, and prone to errors.
Innovation Solution
The dynamic array architecture addresses this by restricting layout features in each layer to linear-shaped, parallel structures that optimize constructive light interference, minimizing the need for optical proximity correction and enhancing exposure accuracy, thereby ensuring consistent and predictable light interactions.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of moving object
If feature sizes are reduced to increase chip density, then chip area utilization improves, but lithographic resolution capability deteriorates due to the growing lithographic gap
Solution Approach 1:
The patent changes the geometric parameters of layout features from conventional arbitrary shapes to specifically engineered linear-shaped parallel structures with controlled spacing. This parameter change optimizes the lithographic printing process by creating predictable light interference patterns that enhance feature resolution despite the growing lithographic gap, allowing continued scaling to smaller feature sizes
Solution Approach 2:
The patent introduces asymmetric spacing relationships between parallel linear features, where the spacing is specifically designed to optimize constructive light interference. This asymmetric arrangement of features at controlled distances from one another creates predictable exposure patterns that improve manufacturing precision at scaled dimensions
2Adaptability or versatility
If conventional arbitrary-shaped layout features are used, then design flexibility is maintained, but light interaction predictability deteriorates leading to increased design rule complexity
Solution Approach 1:
The patent segments the layout into standardized linear-shaped features arranged in parallel arrays, replacing conventional arbitrary-shaped blocks. This segmentation into uniform, predictable geometric elements simplifies light interaction modeling and reduces design rule complexity, while the modular nature of the linear features maintains design flexibility through configurable arrangements
Solution Approach 2:
The patent changes the fundamental geometric parameters of layout features from arbitrary shapes to standardized linear forms with controlled spacing. This parameter standardization creates predictable and repeatable light exposure patterns, significantly reducing the complexity of design rules while maintaining adaptability through flexible configuration of the linear feature arrays
3Manufacturing precision
If optical proximity correction is applied to compensate for light interactions, then feature exposure accuracy improves, but manufacturing cost and process time increase
Solution Approach 1:
The patent incorporates lithographic optimization directly into the layout design phase by using linear-shaped parallel features with predetermined spacing. This preliminary design approach built-in optimizes light exposure patterns before manufacturing, eliminating the need for time-consuming optical proximity correction processes while maintaining high feature exposure accuracy
Solution Approach 2:
The patent converts the harmful effect of light interference between neighboring features into a beneficial phenomenon by deliberately designing parallel linear features at specific spacing. This design choice causes constructive light interference that enhances feature exposure and printing quality, transforming what was previously a problem requiring correction into an asset that simplifies the manufacturing process
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach results in improved manufacturing yield, reduced design rule complexity, and optimized chip area utilization by leveraging constructive light interference to enhance feature exposure, leading to more reliable and efficient semiconductor manufacturing.
Implementation Method 1
as each shape on the mask interacts with the light. The interference patterns from neighboring shapes can create constructive or destructive interference
Data Source
AI summary
A semiconductor device includes a substrate and a number of diffusion regions defined within the substrate. The diffusion regions are separated from each other by a non-active region of the substrate. The semiconductor device includes a number of linear gate electrode tracks defined to extend over the substrate in a single common direction. Each linear gate electrode track is defined by one or more linear gate electrode segments. Each linear gate electrode track that extends over both a diffusion region and a non-active region of the substrate is defined to minimize a separation distance between ends of adjacent linear gate electrode segments within the linear gate electrode track, while ensuring adequate electrical isolation between the adjacent linear gate electrode segments.