Dynamic Timing Offset Adjustment for Memory Programming
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory devices face inefficiencies in high current programming pulses due to fixed transition timing offsets, leading to increased write disturb risk, programmability risk, and energy consumption variations across different memory cell locations within the array, particularly for near and far memory cells with varying polarity and write cycle counts.
Innovation Solution
Adjusting timing offsets for signals corresponding to path resistance, voltage bias, and current mirror based on the polarity of access, number of prior write cycles, and decoder distance to optimize high current programming pulses, reducing write disturb risk and programmability risk while improving energy efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If fixed transition timing offsets are used for programming pulses, then device complexity is reduced, but write disturb risk increases and programming reliability deteriorates
Solution Approach 1:
The patent implements dynamic timing offsets that adjust transition timings based on memory cell location (near vs. far from decoders) and programming state. The controller selectively applies different timing offset values to compensate for location-dependent variations in programming pulse delivery, transforming a static timing system into an adaptive one that maintains programming reliability across the memory array.
Solution Approach 2:
The patent applies different timing offset characteristics to different regions of the memory array. Specifically, memory cells near decoders receive different timing adjustments compared to cells far from decoders, accounting for the fact that near cells experience different electrical conditions during programming. This localized timing adjustment resolves the contradiction by tailoring the timing control to local array characteristics.
2Use of energy by moving object
If fixed transition timing offsets are used, then ease of operation is improved, but energy consumption increases due to current overshoot
Solution Approach 1:
The patent dynamically adjusts timing offsets to optimize energy consumption during programming operations. By delaying or advancing transition timings based on memory cell location and programming state, the system minimizes transient current overshoot that would otherwise increase energy consumption. This dynamic adjustment maintains ease of operation through automated controller management while reducing energy waste.
Solution Approach 2:
The patent changes the timing parameter values based on memory cell location and programming conditions. The controller selects from multiple timing offset values to optimize the programming pulse delivery, thereby reducing energy consumption from current overshoot while maintaining programming effectiveness. This parameter adjustment resolves the contradiction between energy efficiency and operational simplicity.
3Object-affected harmful factors
If fixed transition timing offsets are used, then device complexity is reduced, but write disturb risk increases
Solution Approach 1:
The patent implements dynamic timing adjustments that adapt to memory cell location and programming state to minimize write disturb risk. The controller selectively applies different timing offset values to prevent excessive current inrush that could disturb neighboring cells or cause programming errors. This dynamic approach reduces write disturb risk while managing timing control complexity through automated selection.
Solution Approach 2:
The patent applies preliminary timing adjustments before programming pulses are delivered to prevent harmful effects. By pre-calculating and applying appropriate timing offsets based on memory cell location and programming history, the system prevents write disturb conditions before they occur, rather than attempting to correct them afterward. This preliminary anti-action reduces write disturb risk while maintaining manageable device complexity.
4Manufacturing precision
If fixed transition timing offsets are used, then ease of operation is improved, but programming precision deteriorates due to location variations
Solution Approach 1:
The patent applies location-specific timing offsets to compensate for variations in programming pulse delivery across the memory array. Memory cells near decoders receive different timing adjustments compared to cells far from decoders, accounting for differences in electrical path characteristics. This local quality approach improves programming precision while the automated controller maintains ease of operation.
Solution Approach 2:
The patent dynamically adjusts timing offsets based on the specific memory cell being programmed and its location within the array. This dynamic adaptation ensures that each cell receives optimally timed programming pulses, improving programming precision across the entire array. The automated timing control mechanism maintains ease of operation despite the increased precision requirements.
Data Source
AI summary
Technology for a memory device is described. The memory device can include an array of memory cells and a memory controller. The memory controller can receive a request to program a memory cell within the array of memory cells. The memory controller can select one or more timing offsets for a programming pulse based on one or more of a polarity of access for the memory cell, a number of prior write cycles for the memory cell, or electrical distances between the memory cell and wordline/bitline decoders within the array of memory cells. The memory controller can initiate, in response to the request, the programming pulse with the one or more selected timing offset to program the memory cell within the array of memory cells.