Dynamic Write Voltage Selection for Memory Leakage

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Memory devices face inefficiencies due to background leakage, which requires higher write voltages to ensure successful write operations, leading to excessive power consumption and potential device failure, especially in scenarios where most memory cells do not require such high voltages.

Innovation Solution

A memory device evaluates background leakage dynamically to select the appropriate write voltage for each memory cell, using pre-sensing and pre-read steps to determine if a boosted voltage is needed, thereby reducing energy consumption and increasing endurance by applying a default voltage for cells with low leakage and a higher voltage only when necessary.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a higher write voltage is applied to ensure successful write operations in the presence of background leakage, then write reliability is improved, but power consumption increases

Engineering Contradiction:
Improvewrite reliabilityVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The patent implements dynamic write voltage selection by evaluating background leakage conditions before each write operation. The system transitions from a static voltage approach to a dynamic one where the write voltage is adjusted based on real-time leakage assessment, allowing the system to use higher voltages only when necessary and lower voltages when leakage is minimal, thus resolving the contradiction between reliability and power consumption

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes the write voltage parameter based on the evaluated background leakage conditions. By implementing multiple voltage levels (e.g., normal voltage and boosted voltage) and selecting the appropriate level based on leakage assessment, the system optimizes the balance between write reliability and power consumption, applying higher voltage only when the leakage threshold is exceeded

Inventive Principle:
Principle #35Parameter changes

2Reliability

If a higher write voltage is applied to overcome background leakage, then write success rate is improved, but device endurance deteriorates

Engineering Contradiction:
Improvewrite success rateVSAvoiddevice endurance
Core Design Contradiction:
ReliabilityVSDuration of action of stationary object

Solution Approach 1:

The patent employs dynamic voltage adjustment based on background leakage evaluation to preserve device endurance. By transitioning from constant high-voltage operation to conditional voltage application, the system reduces unnecessary voltage cycling and stress on memory cells, thereby maintaining write success rates while extending device lifespan

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system applies the principle of partial action by using boosted write voltage only when background leakage exceeds a threshold, rather than applying high voltage to all write operations. This selective approach ensures write success in high-leakage conditions while minimizing cumulative stress on the device, thus preserving endurance

Inventive Principle:
Principle #16Partial or excessive action

3Ease of operation

If a default write voltage is used for all memory cells, then operation simplicity is maintained, but energy efficiency deteriorates

Engineering Contradiction:
Improveoperation simplicityVSAvoidenergy efficiency
Core Design Contradiction:
Ease of operationVSUse of energy by moving object

Solution Approach 1:

The patent segments the write operation process into distinct phases: background leakage evaluation, threshold comparison, and conditional voltage selection. This segmentation allows the system to maintain operational simplicity through a structured decision流程 while achieving energy efficiency by applying higher voltages only to specific cells that require them, rather than uniformly to all cells

Inventive Principle:
Principle #1Segmentation

4Reliability

If boosted write voltage is applied to all cells, then write reliability is improved, but power consumption increases

Engineering Contradiction:
Improvewrite reliabilityVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSLoss of energy

Solution Approach 1:

The patent applies local quality by evaluating background leakage for each memory cell or cell group individually and applying boosted write voltage only to those specific locations where leakage exceeds the threshold. This localized approach ensures write reliability is improved only where necessary, while avoiding unnecessary power consumption in regions with low leakage, thus resolving the contradiction between reliability and energy loss

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS20240331781A1Evaluation of background leakage to select write voltage in memory devices
Publication Date: 2024.10.03 MICRON TECHNOLOGY INC
  • US20240331781A1 patent drawing
  • US20240331781A1 patent drawing
  • US20240331781A1 patent drawing

AI summary

Systems, methods, and apparatus related to memory devices. In one approach, a memory device has a memory array including memory cells. A controller of the memory device evaluates background leakage in order to select a write voltage to apply to a memory cell when performing a programming operation. The write voltage is dynamically selected from two or more write voltages. These write voltages include a first write voltage that is a normal or default voltage, and a second write voltage that is a boosted write voltage. The controller applies a pre-sensing voltage and pre-read voltage to the memory cell, and determines first and second respective currents that result from applying these voltages. In response to determining that the first current exceeds a first threshold (indicating background leakage), and the second current is below a second threshold that is greater than the first threshold (indicating that the memory cell does not snap), the controller selects the second (boosted) write voltage.