ESD Protection Circuit With Timed Turn-Off to Prevent False Triggers

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The increasing integration of semiconductor circuits reduces voltage endurance capability, making chips more susceptible to electrostatic discharge (ESD) damage, and existing electrostatic protection circuits are prone to false triggering by noise, affecting normal operation and increasing power consumption.

Innovation Solution

An electrostatic protection circuit with a turning-on and turning-off mechanism controlled by separate circuits, using resistor-capacitor circuits with different time constants to manage discharge transistor operation, preventing false triggers and ensuring reliable electrostatic discharge.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If an electrostatic protection circuit is added to protect against ESD damage, then the reliability of the chip is improved, but the device complexity increases and power consumption increases

Engineering Contradiction:
ImproveESD protection capabilityVSAvoidcircuit complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The electrostatic protection circuit is divided into three functional modules: a turning-on circuit that activates the discharge transistor when ESD is detected, a turning-off circuit that deactivates the discharge transistor after discharge is complete, and a discharge transistor that performs the actual electrostatic discharge. This segmentation allows each module to be optimized independently and simplifies the overall control logic.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The turning-on circuit includes a trigger circuit with a resistor-capacitor configuration that is pre-configured to detect ESD events. When ESD occurs, the trigger circuit immediately generates a trigger signal that activates the discharge transistor, enabling rapid response without requiring complex real-time analysis.

Inventive Principle:
Principle #10Preliminary action

2Device complexity

If the electrostatic protection circuit uses a simple triggering mechanism, then the device complexity is reduced, but the circuit becomes prone to false triggering by noise

Engineering Contradiction:
Improvecircuit simplicityVSAvoidanti-interference ability
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The trigger circuit uses a resistor-capacitor configuration with specific time constant characteristics that are locally optimized for ESD detection. The capacitor integrates the voltage signal over time, and the resistor provides appropriate charging/discharging paths, creating a local circuit property that naturally filters out short-duration noise while responding to ESD events.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The turning-off circuit monitors the state of the discharge transistor and provides feedback control. After the discharge transistor is activated, the turning-off circuit detects when the discharge is complete and automatically turns off the transistor, preventing continuous conduction and reducing power consumption. This feedback mechanism ensures the circuit responds appropriately without false triggering.

Inventive Principle:
Principle #23Feedback

3Reliability

If the discharge transistor remains on for a longer duration to ensure complete electrostatic discharge, then the reliability is improved, but the power consumption increases and normal operation is interfered with

Engineering Contradiction:
Improvedischarge completenessVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The turning-off circuit continuously monitors the discharge process and provides feedback control. When the electrostatic discharge is complete (detected through the voltage signal at the electrostatic terminal), the turning-off circuit automatically generates a control signal to turn off the discharge transistor. This feedback mechanism ensures complete discharge while minimizing power consumption by turning off the transistor as soon as discharge is finished.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The discharge transistor's conduction state is dynamically controlled rather than being fixed. The transistor is turned on only when ESD is detected and turned off automatically when discharge is complete, creating a dynamic response that adapts to the actual discharge requirements. This dynamic control prevents unnecessary power consumption during normal operation while ensuring complete discharge when needed.

Inventive Principle:
Principle #15Dynamics

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The solution enhances the anti-interference ability of the electrostatic protection circuit, preventing false triggering by noise and ensuring complete electrostatic discharge without interfering with normal chip operation.

Implementation Method 1

The trigger circuit may include a first resistor-capacitor circuit including a first resistor and a first capacitor concatenated between the electrostatic terminal and the low voltage terminal

Methodology Applied
Scientific EffectCapacitor charging and discharging: Capacitance

Implementation Method 2

perform electrostatic discharging between the first time and the second time

Methodology Applied
Scientific EffectElectrostatic discharge: Electrostatic Discharge

Data Source

PatentUS20250392122A1Electrostatic protection circuit, memory device, memory system, and electrostatic protection method
Publication Date: 2025.12.25 YANGTZE MEMORY TECH CO LTD
  • US20250392122A1 patent drawing
  • US20250392122A1 patent drawing
  • US20250392122A1 patent drawing

AI summary

A circuit for electrostatic protection includes a turning-on circuit, a turning-off circuit, and a discharge transistor. The turning-on circuit is coupled to an electrostatic terminal and configured to generate a first control signal based on an electrostatic signal generated by the electrostatic terminal. The turning-off circuit is coupled to the turning-on circuit and configured to generate a second control signal based on the first control signal. The discharge transistor includes a control terminal, a first terminal, and a second terminal. The control terminal is coupled to both the turning-on circuit and the turning-off circuit. The first terminal is coupled to a low voltage terminal. The second terminal is coupled to the electrostatic terminal. The discharge transistor is configured to receive the first control signal at a first time, receive the second control signal at a second time, and perform electrostatic discharging between the first time and the second time.