Extended Memory Segments for Virtual Address Space Expansion
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The existing memory management techniques, such as virtual memory, face limitations in providing sufficient address space for large applications, especially on 32-bit systems, leading to bottlenecks that restrict the memory availability for processes like R/3 applications.
Innovation Solution
The implementation of extended memory segments and contexts that allow for address-stable mapping and sharing of memory across processes, enabling efficient allocation and management of both private and shared memory resources, including extended memory windows and resources, and enhanced extended memory contexts for dynamic memory allocation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If virtual memory is used to extend address space, then memory availability for processes is improved, but the maximum address space is still limited by the addressing architecture (e.g., 32-bit systems limited to 2^32 bytes)
Solution Approach 1:
The patent introduces a hierarchical memory architecture that adds an additional dimension to the address space by implementing extended memory segments that can be mapped into the virtual address space. This creates a multi-level memory structure where standard virtual memory segments and extended memory segments coexist, effectively expanding the addressable space beyond traditional limitations through structural dimensionality rather than simply increasing linear capacity.
Solution Approach 2:
The patent divides the memory system into distinct segments including standard virtual memory segments and extended memory segments, each with specific characteristics and access rules. This segmentation allows different types of memory to be managed independently while being accessible through a unified address space, enabling processes to utilize both conventional and extended memory resources without being constrained by a single memory model.
2Productivity
If memory is shared between multiple processes, then resource utilization is improved, but memory security and process isolation become more complex
Solution Approach 1:
The patent implements distinct access permissions and mapping rules for different memory segments, allowing each process to have customized access rights to specific memory regions. Extended memory segments can be configured with process-specific access controls, enabling selective sharing of memory resources while maintaining strict isolation where required, thus achieving both high resource utilization and robust security through localized access policies.
Solution Approach 2:
The patent introduces an extended memory management mechanism that acts as an intermediary between processes and physical memory resources. This intermediary layer manages the mapping between virtual addresses and physical memory, controlling which processes can access which memory segments. By inserting this mediating layer, the system enables controlled memory sharing while maintaining process isolation, as the intermediary enforces access policies and prevents unauthorized memory access.
3Adaptability or versatility
If address space is extended beyond physical memory limits, then application capability is improved, but mapping complexity between virtual and physical memory increases
Solution Approach 1:
The patent segments the address space into distinct regions including standard virtual memory segments and extended memory segments, each managed by specific mapping rules. This segmentation simplifies the overall mapping complexity by dividing the address space into manageable sections with different characteristics, allowing the system to handle large address spaces without requiring a single complex mapping mechanism for the entire space.
Solution Approach 2:
The patent adds a hierarchical dimension to the memory mapping system by introducing extended memory segments that map to physical memory through an additional level of abstraction. This hierarchical structure organizes the mapping relationships in layers, making the complex mapping process more manageable by breaking it down into smaller, more organized mapping steps across different memory levels.
Data Source
Figure 1~2
Figure 3~4
Figure 5~6
AI summary
A memory architecture includes at any given point in time a contiguous memory window located at a fixed virtual address space comprising a first context to be shared by a plurality of worker processes in an application server instance and at least a second context to be attached to only one of the plurality of worker processes in the application server instance.