FeFET Ternary CAM Cell Layout for Dense Low-Power Search
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Traditional content-addressable memory (CAM) devices, particularly ternary CAM (TCAM) implemented with complementary metal-oxide-semiconductor (CMOS) technology, face challenges with high power consumption and low data density due to the requirement of numerous transistors per bit, limiting their efficiency in high-speed searching applications.
Innovation Solution
The use of ferroelectric field-effect transistor (FeFET)-based memory elements to implement TCAMs, which reduces the number of transistors needed per bit, enhancing data density and reducing power consumption while maintaining high-speed searching capabilities.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If CMOS devices are used to implement TCAM, then high-speed searching capability is achieved, but data density decreases and power consumption increases
Solution Approach 1:
The patent changes the fundamental device parameter from CMOS transistor to FeFET (ferroelectric field-effect transistor), utilizing the ferroelectric effect to achieve non-volatile memory storage. This parameter change enables single-transistor per bit implementation, dramatically increasing data density while maintaining fast read speeds through the inherent properties of ferroelectric materials.
Solution Approach 2:
The patent replaces the conventional CMOS mechanical/electrical switching system with a ferroelectric polarization-based system. The ferroelectric layer's spontaneous polarization states replace the need for complex transistor switching mechanisms, enabling simpler cell structures with higher density while consuming less power due to the non-volatile nature of ferroelectric storage.
2Speed
If CMOS devices are used to implement TCAM, then high-speed searching capability is achieved, but power consumption increases
Solution Approach 1:
The patent changes the energy storage mechanism from volatile CMOS state to non-volatile ferroelectric polarization, eliminating the need for continuous refresh operations. This parameter change reduces dynamic power consumption significantly while maintaining fast read access speeds through direct polarization sensing.
Solution Approach 2:
The patent substitutes the CMOS refresh-based power management system with a ferroelectric non-volatile storage mechanism. The ferroelectric hysteresis loop provides stable polarization states without requiring continuous energy input, dramatically reducing power consumption while preserving high-speed search capabilities through fast polarization switching and detection.
3Speed
If multiple transistors per bit are used in TCAM, then high-speed searching is enabled, but device complexity increases
Solution Approach 1:
The patent changes the fundamental storage mechanism to ferroelectric polarization, which can be read directly through capacitance coupling without requiring multiple transistors for sensing and latching. This enables a single FeFET per bit implementation, reducing device complexity from 14+ transistors per bit in CMOS TCAM to just one transistor per bit.
Solution Approach 2:
The patent replaces the complex CMOS transistor-based sensing and latching circuitry with a simpler ferroelectric capacitance-based detection system. The ferroelectric layer's polarization state directly modulates the channel conductivity, enabling single-transistor implementation that maintains high-speed search functionality while dramatically reducing device complexity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
FeFET-based TCAMs offer improved performance in terms of speed, complexity, density, and power consumption compared to conventional CMOS-based TCAMs, enabling more efficient data storage and retrieval with flexible don't-care values, suitable for high-speed searching applications.
Implementation Method 1
Each data storage unit includes a matchline (ML) switching transistor, a ferroelectric field-effect transistor (FeFET), and an input switching transistor
Implementation Method 2
FIGS. 1D, 1E and 1F are, respectively, a schematic diagram of an FeFET in a low-resistance state, a schematic diagram of an FeFET in a high-resistance state, and a drain current-vs.-gate voltage plot exhibiting hysteresis characteristics for an FeFET
Data Source
AI summary
An efficient FeFET-based CAM is disclosed which is capable of performing normal read, write but has the ability to match input data with don't-care. More specifically, a Ferroelectric FET Based Ternary Content Addressable Memory is disclosed. The design in some examples utilizes two FeFETs and four MOSFETs per cell. The CAM can be written in columns through multi-phase writes. It can be used a normal memory with indexing read. It also has the ability for ternary content-based search. The don't-care values can be either the input or the stored data.