Ferroelectric Memory Circuitry Read Stability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing memory technologies using ferroelectric capacitors face challenges in maintaining polarization states during read operations, often requiring immediate re-write after reading due to the reversal of polarization states, which affects the reliability and efficiency of data storage.

Innovation Solution

The memory circuitry design incorporates a unique configuration of access-line-driver circuitry and transistors, with specific placement and interconnection of access-line-driver circuitry between memory-array stacks, allowing for controlled application of voltages to maintain polarization states without disturbing the ferroelectric material, thereby preventing polarization reversal during read operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If conventional ferroelectric capacitor memory is used for read operations, then data can be read, but the polarization state is disturbed requiring immediate re-write

Engineering Contradiction:
Improveread accuracyVSAvoiddata integrity
Core Design Contradiction:
Measurement precisionVSReliability

Solution Approach 1:

The memory array is segmented into multiple independently controllable banks or regions. By selectively activating only the specific memory cell being read while keeping other regions in high-impedance state, the patent minimizes interference to the polarization state of non-selected cells, thereby maintaining data integrity without requiring immediate re-write operations.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces intermediate circuitry including sense amplifiers and buffer stages between the memory cell and read output. These intermediary components isolate the read operation from directly affecting the ferroelectric capacitor's polarization state, allowing accurate reading while preserving the stored data state.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If immediate re-write is performed after reading, then data integrity is maintained, but operation speed and productivity decrease

Engineering Contradiction:
Improvedata integrityVSAvoidoperation speed
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent implements preliminary protective actions during the read operation itself, such as applying compensating voltages or using read-disturb-free read schemes that prevent polarization state disturbance in the first place. By preventing the disturbance initially rather than correcting it later through re-write, the system maintains data integrity while avoiding the time penalty of additional write operations.

Inventive Principle:
Principle #10Preliminary action

3Quantity of substance

If access lines are heavily loaded with memory cells, then memory density increases, but interference and noise increase affecting read stability

Engineering Contradiction:
Improvememory densityVSAvoidinterference and noise
Core Design Contradiction:
Quantity of substanceVSObject-affected harmful factors

Solution Approach 1:

The memory array is divided into multiple smaller sub-arrays or banks, each served by its own dedicated access lines. This segmentation reduces the capacitive loading and interference on each individual access line while maintaining overall high memory density through vertical stacking or multi-plane architectures.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent employs three-dimensional memory architectures where memory cells are stacked vertically across multiple tiers or planes. This adds a vertical dimension to memory organization, increasing density without proportionally increasing access line loading, as multiple cells share the same access lines through careful timing and selective activation of specific tiers.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This configuration enhances the reliability and efficiency of data storage by allowing read operations without the need for immediate re-write, maintaining the polarization states of ferroelectric materials and ensuring stable data retention.

Implementation Method 1

Ferroelectric materials are characterized by having two stable polarized states and thereby can comprise programmable material of a capacitor and/or memory cell. The polarization state of the ferroelectric material can be changed by application of suitable programming voltages, and remains after removal of the programming voltage (at least for a time).

Methodology Applied
Scientific EffectFerroelectricity:

Implementation Method 2

A capacitor has two electrical conductors separated by electrically insulating material. Energy as an electric field may be electrostatically stored within such material.

Methodology Applied
Scientific EffectElectrostatic energy storage: Capacitance

Implementation Method 3

Application of a suitable voltage to the gate allows current to flow from one of the source/drain regions to the other through the channel region. When the voltage is removed from the gate, current is largely prevented from flowing through the channel region.

Methodology Applied
Scientific EffectField effect transistor operation:

Implementation Method 4

The two different polarized states of the ferroelectric material in field effect transistors may be characterized by different threshold voltage (Vt) for the transistor or by different channel conductivity for a selected operating voltage.

Methodology Applied
Scientific EffectFerroelectric field effect:

Data Source

PatentUS10998027B2Memory circuitry
Publication Date: 2021.05.04 MICRON TECHNOLOGY INC
  • US10998027B2 patent drawing
  • US10998027B2 patent drawing
  • US10998027B2 patent drawing

AI summary

Some memory circuitry comprises a stack of multiple tiers individually comprising memory cells individually comprising an elevationally-extending transistor. The tiers individually comprise multiple access lines that individually electrically couple together a row of the memory cells in that individual tier. The tiers individually comprise access-line-driver circuitry comprising an elevationally-extending transistor.