Ferroelectric Memory With III-V Layers for Write-Disturb Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing semiconductor technologies face challenges in achieving high integration density and minimizing write-disturb issues in ferroelectric memory devices due to the use of conventional hafnium-based ferroelectric materials, which exhibit gradual polarization changes without sharp points, leading to half-select and write-disturb problems.
Innovation Solution
Employing a III-V based ferroelectric layer, such as aluminum scandium nitride (AlScN), aluminum yttrium nitride (AlYN), gallium scandium nitride (GaScN), or indium scandium nitride (InScN), which provides a square-like P-E loop, enhancing switching performance and reducing write-disturb issues by offering distinct threshold voltage shifts for data storage.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional hafnium-based ferroelectric materials are used, then manufacturing process is simpler, but write-disturb issues occur due to gradual polarization changes without sharp points
Solution Approach 1:
The patent changes the material parameter from hafnium-based ferroelectric material to III-V based ferroelectric material (such as AlScN, AlYN, GaScN, or InScN). This material substitution fundamentally alters the polarization characteristics, enabling sharp polarization switching points that eliminate write-disturb issues while maintaining manufacturability through established semiconductor fabrication processes.
Solution Approach 2:
The patent employs composite material structures including III-V based ferroelectric layers combined with high-k dielectric materials (such as HfZrTiO, HfAlO, HfLaO, HfCeO, HfSiO, or HfNbO). This composite approach leverages the sharp switching characteristics of III-V materials while utilizing the high-k properties of hafnium-based dielectrics, achieving both reliable write-disturb-free operation and efficient manufacturing.
2Productivity
If hafnium-based ferroelectric materials are used, then device structure is simpler, but integration density is limited due to gradual polarization changes
Solution Approach 1:
The patent changes the ferroelectric material parameter from hafnium-based to III-V based materials, which exhibit sharper polarization switching characteristics. This parameter change enables more precise and reliable data storage, facilitating higher integration density by allowing tighter spacing and more efficient utilization of memory cells without requiring complex additional structural elements.
3Measurement precision
If hafnium-based ferroelectric materials are used, then fabrication process is more straightforward, but threshold voltage shift is insufficient for reliable data reading
Solution Approach 1:
The patent changes the material composition parameter by substituting hafnium-based ferroelectric materials with III-V based materials (AlScN, AlYN, GaScN, InScN). This material parameter change produces distinct and larger threshold voltage shifts that enable reliable data reading, while the fabrication process remains straightforward by utilizing standard semiconductor manufacturing techniques compatible with existing production lines.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The III-V based ferroelectric material improves data storage reliability by minimizing write-disturb issues and facilitating easier reading of digital values through larger threshold voltage shifts, thereby increasing integration density in ferroelectric memory devices.
Implementation Method 1
Employing a III-V based ferroelectric layer, such as aluminum scandium nitride (AlScN), aluminum yttrium nitride (AlYN), gallium scandium nitride (GaScN), or indium scandium nitride (InScN), which provides a square-like P-E loop
Data Source
AI summary
The present disclosure relates to an integrated chip structure. The integrated chip structure includes a plurality of conductive layers disposed over a substrate and a plurality of dielectric layers disposed over the substrate and alternately interleaved with the plurality of conductive layers. A channel layer extends along sides of the plurality of conductive layers and the plurality of dielectric layers. A ferroelectric layer is disposed between the channel layer and the plurality of conductive layers. The ferroelectric layer includes wurtzite-based aluminum nitride, indium nitride, or gallium nitride and further includes scandium nitride or yttrium nitride.


