Frequency-Domain Filter Factor Control for Fast Accurate Equalization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In high-capacity communication systems, existing digital filter equalization techniques face challenges in achieving both high-speed factor control and accurate filter settings, leading to inefficiencies in waveform equalization processing.

Innovation Solution

A digital processing apparatus that combines low accuracy factor calculation for initial settings with high accuracy factor calculation using factor division and variable methods, allowing for rapid filter factor adjustments while maintaining accuracy through stepwise changes in filter characteristics.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If the number of filter factors increases to handle high-capacity communication, then the equalization accuracy is improved, but the processing time for setting factors increases

Engineering Contradiction:
Improvefilter accuracyVSAvoidfactor setting time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The filter factors are segmented into two types: first factors (N factors) for high-precision equalization and second factors (M factors, where M<N) for rapid adjustment. This segmentation allows the system to use different factor sets for different operational requirements, achieving both high accuracy and fast response.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The system dynamically switches between using first factors and second factors based on operational conditions. The control unit determines whether to update first factors (for high-precision scenarios) or second factors (for fast-adjustment scenarios), making the factor setting process adaptive and efficient.

Inventive Principle:
Principle #15Dynamics

2Productivity

If the Fourier transform circuit size increases to handle larger capacity, then the processing capability is improved, but the complexity of factor control increases

Engineering Contradiction:
Improveprocessing capabilityVSAvoidfactor control complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The factor control is segmented into two independent pathways: one for first factors (N factors) and another for second factors (M factors). This segmentation simplifies the control complexity by allowing independent management of each factor set, reducing the overall control burden despite the large Fourier transform circuit size.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The system changes the parameter of factor quantity from N to M (where M<N) when rapid adjustment is needed, effectively reducing the control complexity without sacrificing the ability to achieve high-precision equalization when required.

Inventive Principle:
Principle #35Parameter changes

3Speed

If filter factors are simplified for high-speed control, then the factor setting speed is improved, but the filter accuracy decreases

Engineering Contradiction:
Improvefactor control speedVSAvoidfilter accuracy
Core Design Contradiction:
SpeedVSMeasurement precision

Solution Approach 1:

The system dynamically adapts the factor representation based on requirements. When high speed is needed, it uses second factors (M factors) for rapid control. When high accuracy is needed, it switches to first factors (N factors). This dynamic adaptation allows the system to achieve both high-speed control and high filter accuracy as needed.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes the parameter of factor quantity from M to N (where N>M) when high accuracy is required, effectively increasing the precision of filter control without permanently sacrificing speed capability.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS9690751B2Digital processing apparatus and digital processing method
Publication Date: 2017.06.27 NEC CORP
  • US9690751B2 patent drawing
  • US9690751B2 patent drawing
  • US9690751B2 patent drawing

AI summary

In order to enhance the speed of a processing necessary for setting the factor of a filter and further maintain the accuracy of the filter, a digital processing apparatus includes: a Fourier transform unit that Fourier transforms a time domain digital signal, thereby generating N frequency domain signals; a filter unit that uses N first factors to process the frequency domain signals in the frequency domain; an inverse Fourier transform unit that transforms the frequency domain signals as processed by the filer unit to a time domain digital signal; a low accuracy factor calculation unit that uses m second factors to calculate N first A factors; a high accuracy factor calculation unit that includes a factor division unit for calculating respective ratios of N third factors to the N first A factors and that also includes a factor variable unit for calculating N first B factors varying stepwise from one to the respective ratios; a multiplication unit that multiplies the first A factors by the first B factors, thereby calculating the N first factors; and a control unit that controls the low accuracy factor calculation unit and high accuracy factor calculation unit by causing only the low accuracy factor calculation unit to operate with the first B factors being set to one and thereafter causing the high accuracy factor calculation unit to calculate the first B factors based on the third factors.