Flash Memory Compression Codec Circuit
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Flash memory devices face challenges in efficiently storing and managing large data capacities within limited area and cost constraints, particularly in reducing data size and enhancing usage efficiency.
Innovation Solution
Integration of a compression codec circuit within the flash memory integrated circuit that compresses and decompresses data using a predetermined algorithm, allowing for efficient writing and reading of data across multiple pages, along with a type decision circuit to determine whether data is already compressed, thereby optimizing storage and retrieval processes.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If data is stored in flash memory without compression, then the storage process is simple and fast, but the data size occupies more memory capacity and reduces usage efficiency
Solution Approach 1:
The compression codec circuit is merged with the flash memory device, integrating compression and decompression functions directly into the memory system. This allows data to be compressed before storage and decompressed during retrieval without requiring external processing, thereby improving usage efficiency while managing device complexity through unified design
Solution Approach 2:
The compression codec circuit acts as an intermediary between the data input/output interfaces and the memory blocks. It processes data through compression algorithms before storage and performs decompression during retrieval, serving as a mediating layer that reduces the actual data volume stored in flash memory while maintaining efficient data access
2Quantity of substance
If compression codec is integrated in flash memory, then data size is reduced and usage efficiency is enhanced, but the device complexity increases
Solution Approach 1:
The compression and decompression functions are extracted from external processing systems and embedded directly within the flash memory device. This extraction of functionality allows the memory device to independently manage data compression, reducing the quantity of data stored while the integrated design minimizes the impact on device complexity
Solution Approach 2:
The compression codec circuit provides multi-functional capabilities within the flash memory device, handling both compression during write operations and decompression during read operations. This universal function reduces data size for both storage and retrieval processes while consolidating multiple functions into a single integrated component
Data Source
AI summary
Provided is a flash memory integrated circuit with a compression codec. The flash memory integrated circuit may simultaneously include a memory block and a compression codec circuit. The compression codec circuit may compress input data. A controller circuit may store the compressed input data in at least one page that is included in the memory block. Through this, it is possible to enhance a usage efficiency of a flash memory.