Dynamic Bias Scheme for Flash Memory Dummy Lines
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In flash memory devices, dummy lines over shunt regions act as performance limiters during read and verify operations due to capacitive coupling, leading to slower edge sense line charging speeds and increased latency.
Innovation Solution
Implementing a bias scheme where dummy lines are initially biased at a voltage higher than regular sense lines (over-drive/kick voltage) and then returned to the same voltage as the sense lines, or biased identically to the edge sense lines, to reduce capacitive coupling and enhance charging rates.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If dummy lines are biased at the same voltage as regular sense lines, then device complexity is reduced, but read speed and timing margin deteriorate due to capacitive coupling
Solution Approach 1:
The bias voltage applied to dummy lines is made dynamic rather than static. During read operations, dummy lines receive an over-drive voltage (higher than regular sense lines) temporarily to accelerate charging, then transition to the normal bias voltage. This dynamic adjustment optimizes charging speed during critical periods without permanently increasing system complexity.
Solution Approach 2:
The dummy lines are pre-biased at an elevated voltage level before the actual read operation begins. This preliminary over-drive biasing prepares the capacitive environment in advance, ensuring that when the read operation starts, the edge sense lines can charge faster without being hindered by the capacitive load from dummy lines.
2Speed
If dummy lines are biased at higher voltage (over-drive), then edge sense line charging speed improves, but use of energy increases
Solution Approach 1:
The over-drive biasing is applied periodically only during critical read operations rather than continuously. The bias scheme switches between normal and over-drive voltages based on operational requirements, applying the higher voltage temporarily only when needed to accelerate charging, then returning to the lower normal voltage to conserve energy.
Solution Approach 2:
The over-drive voltage is applied partially - not to all dummy lines simultaneously, and not for the entire duration of the read operation. Instead, it is applied selectively to specific dummy lines adjacent to edge sense lines and only during the critical charging phase, providing just enough excess voltage to improve charging speed without excessive energy consumption.
3Loss of time
If dummy lines are biased identically to edge sense lines, then timing margin improves, but device complexity increases
Solution Approach 1:
The over-drive biasing is applied locally only to dummy lines that are adjacent to edge sense lines, rather than uniformly to all dummy lines in the device. This localized approach improves timing margin specifically where it is most needed (at the edges) without requiring complex global bias control mechanisms.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach accelerates read speeds by improving timing margins and reducing latency, allowing edge sense lines to operate at higher rates and increasing programming speed.
Implementation Method 1
dummy lines over shunt regions act as performance limiters during read and verify operations due to capacitive coupling
Data Source
AI summary
Systems and methods reduce latency during read-verify and programming operations by biasing a dummy line next to a neighboring bit line with an over-drive voltage during a first period and then biasing the dummy line to a same voltage as that of the neighboring bit line during a second period that contiguously follows the first period. The dummy line may be biased based on a state of the neighboring bit line. For example, a first dummy line is first charged to an over-drive voltage and then charged to the same voltage as that of a first neighboring bit line, and a second dummy line at an opposing edge is first charged to the over-drive voltage and then charged to the same voltage as that of a second neighboring bit line. This biasing scheme using the dummy lines helps reduce capacitive loading for neighboring bit lines during ready-verify and programming operations.