Flash Memory Multi-Plane Read Optimization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional NAND flash memory systems degrade performance due to the inability to read partial data efficiently across multiple planes, as they require reading entire pages to respond to short-data read instructions, leading to suboptimal data read operations.

Innovation Solution

A computer program product and method that utilize a scheduling table to manage flash-memory access commands, enabling a multi-page read lite (MPR-Lite) operation to read partial data across multiple planes, improving data read efficiency by integrating multiple snap read commands into a single MPR-Lite command.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If the controller reads the whole page across planes to respond to a short-data read instruction, then the data read operation is completed, but the overall performance is degraded due to reading more data than needed

Engineering Contradiction:
Improvedata read performanceVSAvoiddata read execution time
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The patent segments the page read operation into partial page reads by implementing a scheduling table that divides multiple snap read commands into different planes. Each plane can be read independently and simultaneously, allowing the controller to read only the specific partial data needed rather than the entire page, thus improving performance and reducing execution time.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent merges multiple snap read commands targeting different planes into a single multi-plane read operation. The scheduling table consolidates these commands and executes them simultaneously across multiple planes using the MPR-Lite feature, reducing the total number of read operations and improving overall data read performance.

Inventive Principle:
Principle #5Merging (Combining)

2Productivity

If conventional NAND flash memory reads entire pages, then data read operations are performed, but data read efficiency is suboptimal when only partial data is needed

Engineering Contradiction:
Improvedata read efficiencyVSAvoidunnecessary data transfer
Core Design Contradiction:
ProductivityVSLoss of substance

Solution Approach 1:

The patent extracts and reads only the specific partial data needed from each plane using snap read commands, rather than reading the entire page. The scheduling table identifies and extracts only the necessary data segments from multiple planes, eliminating unnecessary data transfer and improving read efficiency.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent implements partial action by reading only the required portion of data from each plane instead of the complete page. The MPR-Lite feature enables partial page reads, allowing the system to perform exactly the amount of data transfer needed (no more, no less), thereby eliminating waste and improving efficiency.

Inventive Principle:
Principle #16Partial or excessive action

3Reliability

If multiple snap read commands are executed separately, then each command is processed, but execution time is excessive compared to integrated processing

Engineering Contradiction:
Improvecommand processing completenessVSAvoidsnap read command execution time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent merges multiple separate snap read commands into a single integrated multi-plane read operation. The scheduling table consolidates commands for different planes and executes them simultaneously using MPR-Lite, ensuring all data is retrieved completely while reducing execution time by 66% compared to sequential processing.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The patent enables continuous useful action by executing read operations across multiple planes simultaneously without idle waiting time. The scheduling table ensures that while one plane is being read, other planes are also being accessed in parallel, maintaining continuous productive operation and eliminating the sequential delays of conventional processing.

Inventive Principle:
Principle #20Continuity of useful action

Data Source

PatentUS11216189B2Method and computer program product for reading partial data of a page on multiple planes
Publication Date: 2022.01.04 SILICON MOTION INC
  • US11216189B2 patent drawing
  • US11216189B2 patent drawing
  • US11216189B2 patent drawing

AI summary

A non-transitory computer-readable storage medium, a method, and an apparatus for reading partial data of a page on multiple data planes are provided. A processor core when loading and executing program code is arranged operably to: select at least two flash-memory access commands, which individually reads data whose length (e.g., 4KB or 8KB) is shorter than a length (e.g., 16KB) of one page across data planes for a logical unit number (LUN) according to the content of scheduling table; integrate the selected flash-memory access commands into one MPR-Lite command; drive a flash interface to perform a multi-page read lite (MPR-Lite) operation by executing the MPR-Lite command rather than the flash-memory access commands to read data from the LUN; and reply with read data to a host. Therefore, the time delay between the execution of selected flash-memory access commands would be reduced.