Flash Memory Power-Off Detection Circuit Switching
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional semiconductor memory devices face challenges in accurately detecting the power-off voltage level, leading to potential circuit failures and data corruption during programming or erasing operations due to the low accuracy of power-off detection circuits.
Innovation Solution
A semiconductor memory device is designed with a first low-power detection circuit and a second high-accuracy detection circuit, where the selection between them is based on the operational state of the internal circuit, ensuring accurate power-off detection and reduced power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by stationary object
If a simple detection circuit is used for power-off detection, then power consumption is reduced, but detection accuracy deteriorates
Solution Approach 1:
The patent implements dynamic switching between two detection circuits based on operational state. The selection device chooses the first detection circuit during standby state to minimize power consumption, and switches to the second detection circuit during operation state to ensure accurate power-off detection. This dynamic adaptation resolves the contradiction between low power consumption and high detection accuracy.
Solution Approach 2:
The power-off detection function is segmented into two separate detection circuits with different characteristics. The first detection circuit is optimized for low power consumption during standby, while the second detection circuit is optimized for high accuracy during operation. This segmentation allows each circuit to be optimized for its specific operational context, resolving the overall system contradiction.
2Measurement precision
If a high-accuracy detection circuit is always used, then detection accuracy is improved, but power consumption increases
Solution Approach 1:
The system dynamically adjusts the detection circuit selection based on the operational state of the semiconductor memory device. During standby state, the simple first detection circuit is used to minimize power consumption. During operation state, the high-accuracy second detection circuit is activated to ensure reliable power-off detection. This dynamic state-dependent selection resolves the contradiction between continuous high accuracy and reduced power consumption.
Solution Approach 2:
Different detection circuits are applied to different operational contexts (local conditions). The first detection circuit serves the specific local need of standby state monitoring, while the second detection circuit serves the specific local need of operation state monitoring. This localized optimization allows the system to achieve high accuracy when needed while maintaining low power consumption during standby.
3Measurement precision
If power-off detection is performed during operation state, then detection accuracy is improved, but device complexity increases
Solution Approach 1:
The detection system is segmented into two distinct circuits with specialized functions. The first detection circuit handles standby state monitoring with minimal complexity, while the second detection circuit handles operation state monitoring with high accuracy. This segmentation allows the system to achieve high accuracy during operation without requiring the entire system to be complex, as only the necessary second circuit is activated.
Solution Approach 2:
The selection device dynamically activates only the necessary detection circuit based on operational state. During standby, only the simple first circuit is active, keeping device complexity low. During operation, the second high-accuracy circuit is activated. This dynamic activation ensures high detection accuracy during operation while preventing unnecessary complexity during standby state.
Data Source
AI summary
A semiconductor memory device, which can reduce consuming power and perform a power-off operation correctly, is provided. A flash memory of the invention includes: a low-power-voltage detection circuit detecting that a supply voltage drops to a given voltage; a high-accuracy voltage detection circuit detecting that the supply voltage drops to the given voltage; and a controller selecting the high-accuracy voltage detection circuit when an internal circuit is in an operation state, selecting the low-power-voltage detection circuit when the internal circuit is in a standby state, and performing a power-off operation in response to a detection result of the low-power-voltage detection circuit or the high-accuracy voltage detection circuit.