Flash Memory Error Handling Using RAID-Scoped Data Relocation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

As storage density increases in flash memory devices, the size of blocks also increases, leading to a significant amount of data needing to be moved due to decoding failures, which strains the limited write/erase cycles and affects data integrity and device lifespan.

Innovation Solution

An error handling mechanism that moves only data associated with the same RAID verification data during decoding or programming failures, reducing the amount of data moved and improving efficiency while extending the flash memory's lifespan.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If all data in a block is moved in response to decoding failure, then data security is ensured, but the amount of data to be moved increases significantly

Engineering Contradiction:
Improvedata securityVSAvoidamount of data to be moved
Core Design Contradiction:
ReliabilityVSQuantity of substance

Solution Approach 1:

The patent segments the data movement operation by using RAID verification data to identify and move only the specific data units associated with the verification data that failed decoding, rather than moving all data in the block. This segmentation allows selective data relocation based on the actual error scope.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent applies local quality by treating different data units differently based on their association with failed verification data. Only data units linked to the failed RAID verification data are moved, while other data units remain in place, creating a localized error handling approach rather than a blanket block-wide operation.

Inventive Principle:
Principle #3Local quality

2Reliability

If all data in a block is moved in response to decoding failure, then data security is ensured, but the time required for error handling increases

Engineering Contradiction:
Improvedata securityVSAvoiderror handling time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent segments the error handling process into two phases: first identifying which specific data units are associated with failed verification data using RAID parity information, then moving only those identified units. This segmentation reduces the total time required compared to moving all data in the block.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent performs preliminary identification of affected data units using RAID verification data before executing the data movement operation. This preliminary action allows the system to precisely determine the scope of data that needs to be moved, avoiding unnecessary movements and reducing overall handling time.

Inventive Principle:
Principle #10Preliminary action

3Reliability

If all data in a block is moved in response to decoding failure, then data security is ensured, but the lifespan of flash memory is reduced

Engineering Contradiction:
Improvedata securityVSAvoidlifespan of flash memory
Core Design Contradiction:
ReliabilityVSDuration of action of stationary object

Solution Approach 1:

The patent segments the data movement operation to affect only specific data units associated with failed verification data rather than all data in the block. This reduces the cumulative wear on flash memory cells from repeated write/erase cycles, thereby extending device lifespan while maintaining data security for the affected units.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent applies local quality by differentiating between data units that require movement (those associated with failed verification data) and those that do not. This localized approach minimizes unnecessary write operations to memory cells, reducing wear and extending the operational lifespan of the flash memory device.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS12625769B2Error handling method based on redundant array of independent disks type check and related memory controller and data storage device
Publication Date: 2026.05.12 SILICON MOTION INC
  • US12625769B2 patent drawing
  • US12625769B2 patent drawing
  • US12625769B2 patent drawing

AI summary

An error handling method for use in a flash memory includes: in response to read data on which a decoding failure occurs or written data on which a programming failure occurs, determining verification data corresponding to the read data or the written data; according to the verification data, selecting data to be moved from the flash memory; and performing a data movement operation to move the data to be moved to a target storage space in the flash memory.