Flexible Point-to-Point Memory Topology for Reduced Pin Count
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional memory topologies are inflexible and inefficient, particularly in point-to-point configurations, where bandwidth remains constant regardless of the number of DIMMs, leading to higher costs and reduced performance due to increased pin count and signal line loading.
Innovation Solution
A flexible point-to-point memory topology is implemented using duplex registered clock drivers and duplex data buffers, allowing for multi-channel bandwidth with reduced pin count, longer burst lengths, and independent channel operation, enabling faster speeds and improved signal integrity.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If differential uni-directional signaling is used to meet capacity demands, then memory capacity can be achieved, but pin count increases and cost increases
Solution Approach 1:
The memory module is designed to service multiple channels (Channel 0 and Channel 1) using a single module interface, allowing one DIMM to perform the function of multiple DIMMs. The memory devices can be accessed through either channel independently, providing multi-functionality that reduces the number of memory modules needed and consequently reduces pin count requirements.
Solution Approach 2:
The patent combines multiple channel interfaces into a single memory module. The memory controller can access memory devices through either Channel 0 or Channel 1, merging the functionality of separate single-channel modules. This consolidation reduces the overall pin count needed in the system while maintaining the required memory capacity.
2Quantity of substance
If more pins are used to increase memory capacity, then capacity demands are met, but cost increases
Solution Approach 1:
A single memory module is designed to service multiple channels independently, allowing one module to replace what would traditionally require multiple modules. This multi-functional design reduces the total number of memory modules needed in the system, thereby reducing manufacturing costs associated with higher pin counts and module quantities.
3Adaptability or versatility
If conventional memory topology is used, then existing technology can be utilized, but bandwidth remains constant and performance is reduced
Solution Approach 1:
The memory module is designed with dynamic channel assignment capability, where the memory controller can independently access memory devices through either Channel 0 or Channel 1 based on operational needs. This dynamic flexibility allows the system to optimize bandwidth utilization by selecting the appropriate channel, thereby improving overall productivity while maintaining compatibility with existing dual-channel memory architectures.
4Quantity of substance
If signal line loading is increased to support more DIMMs, then memory capacity increases, but speeds decrease
Solution Approach 1:
The memory module internally segments memory devices into two independent channels (Channel 0 and Channel 1), each capable of independent data transfer operations. This segmentation allows data to be transmitted through separate signal paths, reducing signal line loading on any single channel while maintaining high data transfer speeds. The memory controller can selectively activate the appropriate channel based on data transfer requirements.
Data Source
AI summary
An apparatus includes a plurality of memory devices and a control circuit. The control circuit may be configured to enable a plurality of access modes for the plurality of memory devices. In a one-channel mode, all of the memory devices are accessed using a single selectable channel. In a two-channel mode, a first portion of the plurality of memory devices is accessed using a first channel and a second portion of the plurality of memory devices is accessed using a second channel.