Shared-Clock Flip-Flop Topology for Lower Area and Power
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Sequential cells or flip-flops occupy a substantial portion of digital circuit area and consume significant power, necessitating a reduction in area and power consumption.
Innovation Solution
The implementation of a flip-flop circuit that shares clock transistors among its components, including a clock inverter, tri-state inverter, master latch, slave latch, and output inverter, to reduce the overall area and power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of moving object
If traditional flip-flop design is used, then functional requirements are met, but area consumption increases to 30-40% of digital design
Solution Approach 1:
The patent merges the clock transistor functionality across multiple circuit blocks (master latch, slave latch, and output buffer) into shared clock transistors. Specifically, the clock transistor from the master latch is shared with the slave latch, and another clock transistor is shared with the output buffer, eliminating redundant clock transistors and reducing overall area while maintaining proper clocked operation of all components
Solution Approach 2:
The shared clock transistors serve multiple functions simultaneously - they control both the master and slave latches as well as the output buffer. This multi-functionality allows a single transistor to replace what would traditionally require separate dedicated transistors for each component, achieving area reduction without sacrificing functional correctness
2Use of energy by stationary object
If traditional flip-flop design is used, then functional requirements are met, but power consumption increases to about 20% of digital power
Solution Approach 1:
By merging the clock distribution function into shared transistors, the patent reduces the number of active switching elements that consume dynamic power. The shared clock transistors eliminate redundant switching operations and reduce capacitive loading, thereby lowering power consumption while still providing proper clocked control to all flip-flop components
3Area of moving object
If clock transistors are shared among components, then area is reduced, but device complexity increases
Solution Approach 1:
The patent segments the clock distribution function into distinct shared transistor blocks, where each shared transistor serves a specific set of components. This segmentation makes the complexity manageable by organizing the sharing pattern in a systematic way rather than creating an unmanageably complex interconnected network
4Use of energy by stationary object
If clock transistors are shared among components, then power consumption is reduced, but device complexity increases
Solution Approach 1:
The clock sharing is segmented into functional groups (master latch sharing, slave latch sharing, output buffer sharing) with dedicated shared transistors for each group. This segmentation achieves power reduction through eliminated redundant switching while keeping the complexity increase manageable through organized functional grouping
Data Source
AI summary
A flip-flop having first and second shared transistors. The flip-flop including a tri-state inverter and a master latch configured to receive an output of the tri-state inverter. The flip-flop also having a slave latch coupled to the master latch, the slave latch including a slave tri-state inverter. The flip-flop further having an output inverter coupled to receive one of an output of the slave latch and an output of the master latch and configured to generate a flip-flop output. The first shared transistor configured to receive a clock signal and having a drain terminal coupled a first transistor in the tri-state inverter and a second transistor in the slave tri-state inverter. The second shared transistor configured to receive an inverted clock signal and having a drain terminal coupled a third transistor in the tri-state inverter and a fourth transistor in the slave tri-state inverter.