Floating Data Line Circuit for Masked Write Energy Efficiency
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory circuit technologies face inefficiencies in current flow and energy consumption during masked write operations, as they do not effectively manage data line states, leading to potential unintended programming of memory cells.
Innovation Solution
The introduction of a write line circuit that includes a driving circuit and a pre-charge circuit, capable of floating the data line during masked write operations and pre-charging it between operations, reducing current flow and maintaining the data line at a logically high state to prevent discharge.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If data lines are not floated during masked write operations, then circuit simplicity is maintained, but unintended programming of memory cells occurs and reliability deteriorates
Solution Approach 1:
A floating circuit is introduced as an intermediary component between the data line and ground. This floating circuit acts as a mediator that actively prevents unintended programming by isolating the data line during masked write operations, thereby resolving the contradiction between reliability and device complexity.
Solution Approach 2:
The floating circuit performs preliminary anti-action by proactively preventing the data line from discharging to ground during masked write operations. This preliminary prevention stops unintended programming before it can occur, addressing the reliability issue while managing the added complexity through targeted intervention.
2Loss of energy
If data lines remain at power supply voltage during masked write operations, then circuit simplicity is maintained, but current flow continues causing energy waste
Solution Approach 1:
The floating circuit implements periodic action by temporarily taking control of the data line during specific masked write operations. This periodic intervention suspends current flow to ground during the operation period, reducing energy waste while managing complexity through time-limited control.
Solution Approach 2:
The floating circuit discards the data line from active driving during masked write operations, allowing it to be recovered later when needed. This discarding action stops unnecessary current flow and energy consumption, while the circuit recovers full control after the masked operation completes.
3Use of energy by moving object
If data lines are floated during masked write operations, then current flow is reduced improving energy efficiency, but additional circuit components are required
Solution Approach 1:
The floating circuit is designed with multi-functionality, serving both as a protection mechanism against unintended programming and as an energy-saving device by reducing current flow during masked operations. This universality justifies the added circuit complexity by delivering multiple benefits from a single component.
Solution Approach 2:
The floating circuit implements self-service by automatically detecting masked write operations and activating the appropriate control logic without external intervention. This self-service capability reduces the need for additional complex control circuitry while achieving both reliability and energy efficiency goals.
Data Source
AI summary
A memory circuit includes first and second write lines and memory segments. A first driver includes, between power and reference nodes, a PMOS transistor and a first inverter including an input coupled to a first driver first input and an output coupled to the first write line, and a second inverter coupled between the PMOS transistor gate and a first driver second input. A second driver includes, between the power and reference nodes, a PMOS transistor and a third inverter including an input coupled to a second driver first input and an output coupled to the second write line, and a fourth inverter coupled between the PMOS transistor gate and a second driver second input. Each of the first driver first input and second driver second input receives a first data signal, and each of the first driver second input and second driver first input receives a second data signal.