Floating Sense Amplifier Biasing Without Input Capacitors
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing sense amplifiers for phase-change memories rely on input capacitors, which limit reading speed and accuracy due to long discharge windows and power consumption, especially when operating in shifted voltage domains.
Innovation Solution
A sense amplifier circuit that includes a floating comparator and a sense amplifier core, eliminating input capacitors, and employs a biasing mechanism to maintain offset compensation, allowing for faster and more accurate differential voltage sensing.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If input capacitors are used in the sense amplifier circuit, then the sensing function can be implemented, but the memory access time increases and reading speed decreases
Solution Approach 1:
The patent removes input capacitors from the sense amplifier circuit entirely, extracting the problematic component that caused the technical contradiction. This is achieved by redesigning the sensing mechanism to use a floating comparator with differential inputs that directly sense bit line voltages without requiring capacitor-based charge storage, thereby eliminating the discharge window delay and improving reading speed
2Reliability
If input capacitors are used in the sense amplifier circuit, then the sensing function can be implemented, but power consumption increases
Solution Approach 1:
The patent eliminates input capacitors from the circuit, removing the source of excessive power consumption associated with charging and discharging these capacitors during each sensing operation. The floating comparator architecture achieves reliable sensing through direct voltage comparison without requiring energy-intensive capacitor operations
Solution Approach 2:
The patent changes the operational parameters of the sense amplifier by using a floating comparator that operates with high impedance inputs and minimal current draw. The biasing mechanism maintains offset compensation through voltage references rather than capacitor charge levels, enabling accurate sensing with significantly reduced power consumption
3Measurement precision
If input capacitors are used in the sense amplifier circuit, then the sensing function can be implemented, but the discharge window becomes too long affecting accuracy
Solution Approach 1:
The patent removes input capacitors that create the discharge window problem. The floating comparator directly compares instantaneous bit line voltages without requiring a charge storage phase followed by a discharge phase, eliminating the long discharge window and enabling accurate sensing of small voltage differences that indicate memory cell states
Solution Approach 2:
The patent implements preliminary biasing of the floating comparator inputs to establish proper reference levels before sensing begins. The biasing mechanism pre-configures the differential inputs to be sensitive to the expected voltage ranges from bit lines, ensuring accurate measurement from the start of the sensing operation without requiring a prolonged discharge window for calibration
Data Source
AI summary
First, second input terminals of a sense amplifier are coupled to first, second memory sensing nodes. A first input transistor has a channel arranged between a first comparator input and a first comparator output, and a control terminal at a bias node. A second input transistor has a channel arranged between a second comparator input and a second comparator output, and a control terminal at a bias node. The first and second comparator inputs are selectively couplable to each other, in response to compensation signal assertion, or to the first and second input terminals, in response to compensation signal de-assertion. The bias node is selectively couplable to a comparator biasing node in response to bias enable assertion, or is floating in response to the bias enable de-assertion. A sensing circuit produces a read signal as a function of a difference between first, second currents at the comparator outputs.