Wireless FPGA Bitstream Download Through an On-Chip Communication Block

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional programmable logic devices (PLDs) and field-programmable gate arrays (FPGAs) require a physically connected host system for configuration and reprogramming, limiting flexibility and efficiency in wireless communication applications.

Innovation Solution

A semiconductor device with a wireless accessible programmable logic device (WAP) that includes a wireless communication block (WCB) for wirelessly downloading configuration bitstreams and accessing FPGA logic functions, enabling remote programming and debugging without a physical host connection.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of operation

If conventional FPGA configuration approach using host system connection is used, then programming capability is achieved, but flexibility and ease of operation deteriorate due to physical connection requirements

Engineering Contradiction:
ImproveFPGA programming convenienceVSAvoidWireless communication capability
Core Design Contradiction:
Ease of operationVSAdaptability or versatility

Solution Approach 1:

The patent replaces the mechanical/physical connection system (USB cables, JTAG interfaces) with a wireless communication system. The FPGA is equipped with a wireless communication block that can receive configuration bitstreams and debugging data wirelessly, eliminating the need for physical host system connections while maintaining full programming and debugging functionality.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

2Speed

If dedicated custom integrated circuits are used, then processing speed is improved, but device complexity and resource consumption worsen

Engineering Contradiction:
ImproveProcessing speedVSAvoidCircuit design complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The patent employs dynamic reconfiguration capability of FPGAs to achieve high processing speed. Instead of using fixed dedicated circuits, the FPGA can be reprogrammed wirelessly to adapt its logic structure dynamically, providing both high performance and flexibility without requiring complex custom circuit designs for each application.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent makes the FPGA a universal platform that can perform multiple functions through wireless reconfiguration. A single FPGA device can be programmed to implement different processing functions as needed, replacing the need for multiple dedicated circuits and reducing overall system complexity while maintaining high processing speeds for various applications.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS10992298B1Method and system for providing wireless FPGA programming download via a wireless communication block
Publication Date: 2021.04.27 GOWIN SEMICON CORP LTD
  • US10992298B1 patent drawing
  • US10992298B1 patent drawing
  • US10992298B1 patent drawing

AI summary

A programmable semiconductor device contains a wireless communication block (“WCB”) capable of facilitating wirelessly field programmable gate array (“FPGA”) programming download as well as functional logic implementation. In one aspect, WCB detects an FPGA access request for initiating an FPGA reconfiguration from a remote system via a wireless communications network. Upon receiving a configuration bitstream for programming the FPGA via the wireless communications network, the configuration bitstream is forwarded from WCB to a configuration download block (“CDB”) for initiating a configuration process. CDB subsequently programs at least a portion of configurable logic blocks (“LBs”) in FPGA in response to the configuration bitstream.