Radiation-Resistant FPGA Circuit Design via Reference Mapping
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing methods for protecting Field-Programmable Gate Arrays (FPGAs) against radiation-induced errors, such as Single Event Upsets (SEUs) and Multiple Bit Upsets (MBUs), are complex and costly, requiring extensive simulations that are difficult to validate experimentally and often fail to guarantee robustness against natural or artificial radiation.
Innovation Solution
A production process that involves characterizing the impact of radiation on a reference circuit by repeatedly irradiating it and mapping failure patterns, allowing for the optimization of radiation-sensitive element placement in subsequent optimized circuits to enhance robustness, applicable to FPGAs and other components within the same family.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If triple modular redundancy is used to protect against SEUs, then reliability against single-bit errors is improved, but the circuit becomes vulnerable to MBUs and complexity increases
Solution Approach 1:
The patent applies preliminary action by characterizing radiation impact patterns on reference circuits before designing optimized circuits. Through preliminary irradiation tests and mapping of failure patterns, the invention identifies vulnerable areas and uses this knowledge to pre-position radiation-sensitive elements in locations less susceptible to radiation-induced errors, thereby addressing reliability concerns before the circuit is deployed in the radiation environment
Solution Approach 2:
The patent applies local quality by treating different regions of the circuit differently based on their radiation susceptibility. Instead of uniform protection approaches, the invention identifies specific locations on the reference surface that are more vulnerable to radiation and applies targeted optimization strategies to those local areas, such as adjusting the positioning of radiation-sensitive elements in those specific regions
2Measurement precision
If extensive Monte Carlo simulations are performed to characterize radiation impact, then measurement precision is improved, but simulation time and computational cost increase dramatically
Solution Approach 1:
The patent applies copying by creating a reference circuit that replicates the radiation sensitivity characteristics of the target circuit. Instead of performing exhaustive simulations on the actual circuit, the invention uses the reference circuit as a proxy, irradiating it and mapping its failure patterns. This copy approach allows accurate radiation impact characterization without the prohibitive computational cost of extensive Monte Carlo simulations on the full system
Solution Approach 2:
The patent applies this principle by using a dedicated reference circuit that can be irradiated and discarded or reused for characterization purposes. The reference circuit serves as a consumable test vehicle that absorbs the radiation testing burden, allowing accurate data collection without risking the actual operational circuits. This disposable test approach reduces the need for repeated expensive simulations
3Measurement precision
If precise technical information on FPGA is used for simulations, then simulation accuracy is improved, but information security and accessibility are worsened
Solution Approach 1:
The patent applies copying by using a reference circuit that replicates the essential radiation sensitivity characteristics without requiring access to proprietary internal information. The reference circuit serves as a surrogate model that captures the necessary behavioral data through actual radiation testing, eliminating the need to share sensitive technical specifications while still achieving accurate radiation impact characterization
4Adaptability or versatility
If radiation-sensitive elements are distributed on the reference surface, then circuit functionality is maintained, but vulnerability to radiation-induced errors increases
Solution Approach 1:
The patent applies preliminary action by characterizing the radiation vulnerability of different locations on the reference surface before finalizing the circuit design. Through preliminary irradiation tests, the invention identifies which regions are more susceptible to radiation-induced errors and uses this knowledge to optimize the positioning of radiation-sensitive elements, placing them in locations that maintain functionality while minimizing exposure to high-risk areas
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach improves the robustness of circuits against radiation, reducing the complexity and cost of ensuring radiation resistance, particularly beneficial for applications like aeronautical and space equipment by providing a practical and effective method to guarantee compliance with radiation resistance requirements.
Implementation Method 1
repeatedly irradiate the reference circuit; after each irradiation, if one or more reference elements of the reference circuit are faulty, locate said reference element(s)
Data Source
Figure 1
Figure 2
Figure 3
AI summary
Method for producing a circuit which is optimised for protection against radiation, comprising a phase of preliminary characterisation which is carried out on a reference circuit, the preliminary characterisation phase comprising the steps of: - irradiating the reference circuit several times; after each irradiation, if one or more reference element(s) (5) of the reference circuit are defective, locating said reference element(s); - mapping an impact of the irradiation on the reference surface of the reference circuit; the production method further comprising an optimisation phase which comprises the step of adapting a position on at least one optimised surface of the optimised circuit of at least one optimised element which is sensitive to radiation in accordance with the mapping carried out on the reference circuit.