FRAM Stuck Bit Screening via Slope Analysis
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Ferroelectric random access memory (FRAM) cells, particularly 1T-1C cells, are vulnerable to 'stuck bit' failures where cells remain in one polarization state regardless of programming, leading to data retention issues and reduced read performance, especially exacerbated by high temperatures.
Innovation Solution
A method involving programming FRAM cells to a specific data state, subjecting them to a high temperature bake, and then testing at varying reference voltages to determine the slope of fail bit distribution, identifying cells with a flat slope indicative of stuck bits, which are compared against a pre-determined slope limit to determine vulnerability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of moving object
If 1T-1C ferroelectric memory cells are used to reduce chip area, then device density is improved, but read performance and reliability deteriorate due to stuck bit failures
Solution Approach 1:
The patent applies preliminary action by performing a high-temperature bake test before final product deployment. This accelerated stress test is conducted in advance to identify and eliminate cells vulnerable to stuck bit failures, ensuring that only reliable cells are shipped to customers. The test programs cells to a specific state, applies high temperature stress, and checks for stuck bits before the product reaches the end user.
2Productivity
If conventional screening methods are used, then manufacturing speed is maintained, but stuck bit failures are not detected leading to reduced long-term reliability
Solution Approach 1:
The patent applies parameter changes by modifying the testing conditions to high temperature (e.g., 125°C or higher) and applying specific voltage stress during the screening process. These parameter changes accelerate the manifestation of stuck bit failures, allowing them to be detected during manufacturing rather than in the field. The test uses elevated temperature and voltage parameters to reveal potential failures that would occur during product operation.
3Reliability
If high temperature stress testing is applied to identify stuck bits, then reliability screening is improved, but false positives increase reducing manufacturing yield
Solution Approach 1:
The patent applies feedback by implementing a controlled test sequence where the memory cell state is tracked throughout the testing process. The method programs the cell to a known state, applies stress, and then verifies the result against the expected state. This feedback mechanism allows differentiation between actual stuck bit failures and transient errors, reducing false positives while maintaining high screening accuracy.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach effectively identifies and minimizes false positives, allowing for efficient screening of FRAM cells to prevent stuck bit failures, improving data retention reliability and reducing the need for redundant cells, thus enhancing the overall reliability of FRAM devices.
Implementation Method 1
Hysteresis in the charge-vs.-voltage (Q-V) characteristic, based on the polarization state of the ferroelectric material, enables the non-volatile storage of binary states in those capacitors
Implementation Method 2
it also exhibits significant polarization capacitance (i.e., charge storage) in response to changes in polarization state that occurs upon application of a polarizing voltage
Data Source
AI summary
A reliability screen of integrated circuits including ferroelectric random access memory (FRAM) arrays for stuck bits. The FRAM devices are subjected to a high temperature bake in wafer form. A “shmoo” of the reference voltage is performed, at an elevated temperature, for each device to identify a first reference voltage at which a first cell in the device fails a read of its low polarization capacitance data state, and a second reference voltage at which a selected number of cells in the device fail the read. The slope of the line between the first and second reference voltages, in the cumulative fail bit count versus reference voltage plane, is compared with a slope limit to determine whether any stuck bits are present in the device.