GeTe Sb2Te3 Superlattice Memory for Low-Current Operation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing phase-change memory devices face challenges in reducing transistor size for increased integration density while maintaining sufficient driving current and preventing heat-induced writing errors between adjacent cells, which requires phase-change materials with high resistance that can be switched by a small current.
Innovation Solution
A memory device with a stacked structure comprising a first layer of bismuth and tellurium, and second and third layers of germanium and tellurium, forming a superlattice structure that allows for high resistance states and low resistance states to be selectively achieved by changing the atomic position of germanium, facilitating low-temperature and low-current operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If the area of transistors is reduced to increase integration density, then integration density is improved, but driving current decreases
Solution Approach 1:
The patent changes the resistance parameter of the phase-change material by controlling the crystalline state of the GeTe layer. By adjusting the material's resistance through phase control (crystalline vs. amorphous states), the device achieves high resistance in the SET state, which enables effective operation with smaller driving currents while maintaining high integration density.
Solution Approach 2:
The patent employs a composite structure consisting of GeTe (germanium telluride) and Sb2Te3 (antimony telluride) layers. This composite material system allows for optimized electrical properties, where the GeTe layer provides high resistance in the crystalline state and the Sb2Te3 layer facilitates low-resistance conduction in the amorphous state, enabling efficient operation with reduced current requirements.
2Use of energy by moving object
If the resistance of phase-change materials is increased to reduce driving current, then driving current is reduced, but heat production increases causing writing errors in adjacent cells
Solution Approach 1:
The patent applies local quality by creating distinct functional regions within the phase-change memory structure. The GeTe layer is engineered to provide high resistance and localized heating for switching operations, while the Sb2Te3 layer provides low resistance for data storage. This spatial differentiation of electrical properties allows current confinement to the active switching region, preventing heat diffusion to adjacent cells.
Solution Approach 2:
The patent segments the phase-change material into distinct layers (GeTe and Sb2Te3) with different electrical and thermal properties. This segmentation allows the high-resistance GeTe layer to be used for switching operations with controlled heat generation, while the low-resistance Sb2Te3 layer handles data storage, thereby isolating heat effects to specific regions and preventing adjacent cell interference.
3Ease of operation
If strain is applied to GeTe layer to facilitate Ge atom movement for SET/RESET operation, then switching efficiency is improved, but structural stability may be compromised
Solution Approach 1:
The patent uses a composite material system where GeTe and Sb2Te3 layers are stacked together. The Sb2Te3 layer acts as a buffer that accommodates lattice mismatch and strain effects, allowing the GeTe layer to experience the necessary strain for efficient Ge atom migration during switching, while the overall structure maintains stability through the composite architecture.
Solution Approach 2:
The patent controls the crystalline phase state parameter of the GeTe layer to modulate its resistance. By transitioning between crystalline (high resistance) and amorphous (low resistance) states, the material enables efficient switching operations. The strain effect is utilized during phase transitions to facilitate Ge atom movement, while the material's phase-change mechanism ensures structural stability is maintained throughout the switching process.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution enables a nonvolatile memory element with high resistance, reducing write current and preventing adjacent cell interference by maintaining high resistance states and facilitating easy transitions between low and high resistive states, thereby enhancing integration density and operational efficiency.
Implementation Method 1
a phase-change layer having a low-resistive state and a high-resistive state selectively by a change in a write signal (16)
Implementation Method 2
Heat is necessary when a PCM or an iPCM transitions between a low-resistive state (LRS) and a high-resistive state (HRS)
Data Source
AI summary
According to one embodiment, a memory device includes a nonvolatile memory element including a stacked structure and having a first resistive state and a second resistive state having higher resistance than the first resistive state, the stacked structure including a first layer containing bismuth (Bi) and tellurium (Te) and a second layer containing germanium (Ge) and tellurium (Te).