Global Tracking Circuit for Semiconductor Memory Write Reliability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional semiconductor memories face challenges in reliably writing data due to reduced operating voltages, which necessitate the use of local timing circuits for providing negative voltages, resulting in significant area penalties.

Innovation Solution

The implementation of a global read/write tracking circuit that generates a negative bit line firing timing signal, allowing for the emulation of bit line transitions and providing a negative bias voltage to improve write operations with reduced area penalty.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If local timing circuits are used to provide negative voltages for write operations, then write reliability is improved, but area penalty increases significantly

Engineering Contradiction:
Improvewrite reliabilityVSAvoidarea penalty
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

The patent merges the timing circuit functionality into a global tracking circuit that serves the entire memory array, rather than having separate local timing circuits in each memory block. This consolidation reduces the total area occupied by timing circuitry while maintaining the ability to provide negative voltages for reliable write operations.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The global tracking circuit performs multiple functions: it tracks bit line transitions across the entire array, generates negative voltage timing signals, and controls write operations for all memory blocks. This multi-functional approach eliminates the need for dedicated local timing circuits in each block, reducing overall area.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Use of energy by moving object

If operating voltage is reduced to extend battery life, then energy efficiency is improved, but write reliability deteriorates due to smaller voltage swing

Engineering Contradiction:
Improveenergy efficiencyVSAvoidwrite reliability
Core Design Contradiction:
Use of energy by moving objectVSReliability

Solution Approach 1:

The patent changes the voltage parameter by introducing negative voltage swings during write operations. Even though the operating voltage is reduced for energy efficiency, the negative voltage timing signals create sufficient voltage swings to maintain reliable write operations. This parameter change allows the system to operate at lower voltages while maintaining write reliability.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS8665658B2Tracking cell and method for semiconductor memories
Publication Date: 2014.03.04 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
  • US8665658B2 patent drawing
  • US8665658B2 patent drawing
  • US8665658B2 patent drawing

AI summary

A semiconductor memory includes a memory array having at least one bit line, a tracking bit line, and a global tracking circuit. The tracking bit line is configured to emulate a voltage transition of the at least one bit line. The global tracking circuit is configured to generate a timing signal for generating a negative voltage with respect to ground on the at least one bit line of the memory array.