GPU Large Integer Multiplication With Double-Precision MAD

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional graphics processors lack hardware resources to efficiently perform large integer multiplication operations, leading to inefficiencies in performance and throughput, particularly in applications requiring wide integer multiplication such as cryptographic operations and homomorphic encryption.

Innovation Solution

Implement a graphics processing unit (GPU) with dedicated circuitry for large integer multiplication using a multiply-and-add (MAD) instruction with a double precision multiplier, enabling operations in a single clock cycle.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If conventional graphics processors are used for large integer multiplication, then hardware resources are limited and emulation is required, but performance and throughput are reduced

Engineering Contradiction:
Improveperformance and throughputVSAvoidhardware resources
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent introduces a dedicated large integer multiplication unit as an intermediary hardware component between the graphics processor and the computation workload. This specialized unit handles wide integer multiplication operations (64 bits to 8K bits or more) that are otherwise inefficient to perform using standard graphics processing resources. By inserting this intermediate specialized component, the system achieves high-performance large integer multiplication without requiring complete redesign of the entire graphics processor architecture.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent changes the operational parameters of the graphics processor by adding support for variable-precision integer multiplication beyond the standard fixed-width operations. The system dynamically adapts to handle different integer widths (from 64 bits up to 8K bits or more) based on application requirements, particularly for cryptographic operations and homomorphic encryption. This parameter flexibility allows the same hardware resource to efficiently handle both traditional graphics workloads and specialized large integer multiplication tasks.

Inventive Principle:
Principle #35Parameter changes

2Ease of operation

If emulation is used for large integer multiplication, then hardware compatibility is maintained, but efficiency is reduced

Engineering Contradiction:
Improvehardware compatibilityVSAvoidefficiency
Core Design Contradiction:
Ease of operationVSProductivity

Solution Approach 1:

The patent segments the graphics processor architecture into distinct functional components: standard graphics processing units for traditional workloads and a dedicated large integer multiplication unit for wide integer operations. This segmentation allows the system to maintain compatibility with existing graphics software and programming models while providing specialized hardware acceleration for cryptographic and homomorphic encryption operations. The separated architecture enables each component to be optimized for its specific function without compromising the other.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS20250231764A1Large integer multiplication enhancements for graphics environment
Publication Date: 2025.07.17 INTEL CORP
  • US20250231764A1 patent drawing
  • US20250231764A1 patent drawing
  • US20250231764A1 patent drawing

AI summary

An apparatus to facilitate large integer multiplication enhancements in a graphics environment is disclosed. The apparatus includes a processor comprising processing resources, the processing resources comprising multiplier circuitry to: receive operands for a multiplication operation, wherein the multiplication operation is part of a chain of multiplication operations for a large integer multiplication; and issue a multiply and add (MAD) instruction for the multiplication operation utilizing at least one of a double precision multiplier or a 48 bit output, wherein the MAD instruction to generate an output in a single clock cycle of the processor.