Configurable Hard-Soft Logic Interface for Flexible Signal Routing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Hybrid integrated devices face limitations in flexibility and efficiency due to the inability to bypass or augment hard logic blocks with soft logic, requiring customers to compromise on speed and power consumption for customization.
Innovation Solution
Configurable interconnects are introduced between hard logic and soft logic elements, allowing signals to be routed between inputs and outputs, enabling hard logic blocks to be bypassed or augmented by soft logic, and allowing soft logic to provide additional signals to hard logic blocks for enhanced processing.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by moving object
If hard logic blocks are used for standard functional blocks, then speed and power consumption are improved, but flexibility and customization capability deteriorate
Solution Approach 1:
The device is divided into distinct hard logic blocks and soft logic blocks that can operate independently or in combination. Hard logic blocks handle standard functions with fixed architecture for efficiency, while soft logic blocks provide configurable functionality. This segmentation allows the system to optimize power consumption for standard operations while maintaining flexibility through programmable soft logic components.
Solution Approach 2:
The hybrid device integrates both hard logic and soft logic into a single system that can perform multiple functions. Hard logic blocks provide universal standard functions, while soft logic blocks can be programmed to implement various customized functions. This multi-functionality allows the device to adapt to different applications without sacrificing the power efficiency of hard logic for standard operations.
2Adaptability or versatility
If soft logic is used for customized functionality, then flexibility is improved, but speed and power consumption deteriorate
Solution Approach 1:
The device separates processing tasks into hard logic blocks for speed-critical standard functions and soft logic blocks for flexible customized functions. This segmentation ensures that time-sensitive operations are handled by faster hard logic while less time-critical but more flexible operations use soft logic, thereby maintaining overall system speed while providing customization capability.
Solution Approach 2:
Different parts of the device have different qualities optimized for their specific purposes. Hard logic blocks are designed with fixed, optimized circuits for high-speed operation, while soft logic blocks are designed with programmable elements for flexibility. This local quality differentiation allows each component to excel at its intended function, maintaining high speed where needed while providing flexibility where appropriate.
3Device complexity
If hard logic blocks operate in serial fashion, then device complexity is reduced, but productivity and processing efficiency deteriorate
Solution Approach 1:
The device merges hard logic blocks and soft logic blocks into an integrated hybrid architecture where both types of logic blocks can operate in parallel. This combining allows standard functions in hard logic and customized functions in soft logic to execute simultaneously, improving overall processing efficiency without significantly increasing architectural complexity, as the integration follows a unified design framework.
Solution Approach 2:
The device transitions from purely serial operation to a multi-dimensional processing architecture where hard logic blocks and soft logic blocks can operate in parallel across different functional dimensions. This dimensional change enables simultaneous execution of multiple operations, thereby improving productivity while maintaining manageable complexity through structured organization of logic blocks.
4Reliability
If hard logic blocks operate in isolation, then reliability is improved, but adaptability and functionality deteriorate
Solution Approach 1:
An interface circuit acts as an intermediary between hard logic blocks and soft logic blocks, enabling controlled interaction while maintaining the operational independence and reliability of each block. This intermediary allows data and control signals to be exchanged between hard and soft logic, providing enhanced functionality and adaptability, while the modular architecture ensures that failures in one block do not propagate to others, preserving system reliability.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
Systems and methods are disclosed for interfacing between hard logic elements and soft logic elements implemented on an integrated device. In particular, a configurable interface is provided that includes interconnects between hard logic and soft logic, which enable signals to be selectively routed between the inputs and outputs of hard logic blocks and soft logic modules. The interconnects allow for certain hard logic blocks to be bypassed in favor of soft logic functionality. Moreover, the interconnects allow soft logic to augment the processing of hard logic blocks, e.g., by providing additional signals to the hard logic block.