Programmable DSP Architecture Using Hardened Circuits and Logic
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Programmable integrated circuits (ICs) face challenges in conserving resources and reducing power consumption due to thermal and die size limitations, particularly when implementing frequently performed digital signal processing functions, which hinders integration and efficiency.
Innovation Solution
The implementation of hardened circuits within programmable devices, which have predetermined functionalities, alongside configurable logic, allows for efficient digital signal processing by separating common functions from customizable ones, thereby optimizing resource usage and power management.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If all digital signal processing functions are implemented using programmable logic, then versatility and configurability are improved, but resource consumption and power usage increase
Solution Approach 1:
The patent segments digital signal processing functions into two categories: frequently performed functions implemented as hardened circuits and customizable functions implemented as programmable logic. This segmentation allows the system to use efficient hardened implementations for common operations while retaining programmability for specialized tasks, thereby reducing overall power consumption while maintaining versatility.
Solution Approach 2:
The patent applies local quality by providing different implementation qualities for different functions within the same device. Hardened circuits provide optimized, low-power implementations for specific functions, while programmable logic provides flexible but higher-power implementations for other functions. This allows each function to be implemented with the appropriate quality level for its specific requirements.
2Adaptability or versatility
If all digital signal processing functions are implemented using programmable logic, then flexibility is improved, but resource usage and thermal output increase
Solution Approach 1:
The patent segments the device into hardened circuit regions and programmable logic regions. The hardened circuits implement frequently used functions with efficient resource utilization, while the programmable logic handles customizable functions. This segmentation reduces overall resource consumption by avoiding duplication of common functions in the programmable fabric.
Solution Approach 2:
The hardened circuits provide universal implementations of common digital signal processing functions that can be used by multiple different applications. This multi-functionality approach allows the same hardened circuit to serve multiple purposes, reducing the total amount of programmable logic resources needed.
3Adaptability or versatility
If all digital signal processing functions are implemented using programmable logic, then programmability is improved, but integration density is reduced
Solution Approach 1:
The patent segments the device architecture into dedicated hardened circuit blocks and programmable logic blocks. The hardened circuits implement frequently performed functions in a compact, efficient manner that uses less area than equivalent programmable logic implementations would require, thereby increasing overall integration density while maintaining programmability for other functions.
Data Source
AI summary
An example programmable device includes a configuration memory configured to store configuration data; a programmable logic having a configurable functionality based on the configuration data in the configuration memory; a signal conversion circuit; a digital processing circuit; an endpoint circuit coupled to the signal conversion circuit through the digital processing circuit; wherein the digital processing circuit includes a first one or more digital processing functions implemented as hardened circuits each having a predetermined functionality, and a second one or more processing functions implemented by the configurable functionality of the programmable logic.


