Hybrid Driver Circuit With Low Output Pad Capacitance
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional hybrid drivers experience performance degradation in high-speed mode due to increased output pad capacitance from coupling high-speed differential and low-speed signaling circuitry in parallel, which is sensitive to capacitance changes.
Innovation Solution
The hybrid driver employs simplified circuitry that reduces output pad capacitance by using a single PMOS transistor for low-speed mode functionality, improving high-speed operation by minimizing additional components on the output pads.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If LVCMOS and SLVS circuitry are coupled in parallel to output pads to provide dual signaling functionality, then the driver can support both low-speed and high-speed modes, but the output pad capacitance increases which degrades high-speed performance
Solution Approach 1:
The patent segments the driver circuitry into separate high-speed SLVS circuitry and low-speed LVCMOS circuitry, with each having dedicated output paths. The SLVS circuitry connects to output pads through minimal capacitance paths, while LVCMOS circuitry has separate buffering stages, preventing the capacitance of one circuit type from loading the other.
Solution Approach 2:
The patent introduces intermediary buffering stages and control circuitry that mediate between the parallel LVCMOS and SLVS circuitry and the output pads. These intermediaries isolate the sensitive SLVS output from the capacitive loading of LVCMOS circuitry while still enabling dual-mode operation.
2Adaptability or versatility
If multiple circuitry types are coupled in parallel to output pads, then dual signaling functionality is achieved, but the device complexity increases
Solution Approach 1:
The patent designs a unified hybrid driver architecture that serves multiple functions through integrated control logic. The same driver structure handles both SLVS and LVCMOS modes, with mode-select control that routes signals appropriately, reducing the need for completely separate dedicated circuits for each mode.
Solution Approach 2:
The patent employs dynamic control mechanisms where the driver configuration changes based on operating mode. Control circuitry dynamically enables or disables specific circuit paths depending on whether SLVS or LVCMOS mode is active, allowing the same physical hardware to adapt its behavior without permanent structural changes.
Data Source
AI summary
A hybrid driver receives complementary high-speed input data signals and a pair of low-speed input data signals and selects one of the pairs of input data signals and drives output data signals on first and second output nodes based on the selected pair of input data signals. The hybrid driver includes first and second driver circuits coupled to the first and second output nodes, respectively. Each driver circuit includes first and second series-connected transistors coupled between a first supply voltage node and a reference voltage node, with an interconnection of the first and second series-connected transistors coupled to the corresponding first or second output node. Each first and second driver circuit includes a third transistor coupled in parallel with the corresponding first transistor. Each first and third transistor couples in parallel the corresponding output node to a second supply voltage node responsive to the corresponding low-speed input data signal.