IC CAD Region Segmentation for Power and Timing Optimization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The increasing power density and heat dissipation in integrated circuits (ICs) due to advanced integration levels pose challenges in designing and implementing efficient and reliable ICs, particularly in programmable logic devices (PLDs), as they lead to impractical and failure-prone designs.

Innovation Solution

A computer-aided design (CAD) system optimizes the synthesis, placement, and routing of ICs by configuring regions to operate in low-power or high-speed modes, using techniques such as guardbands, low-power delay models, and probability-based algorithms to maximize low-power regions while ensuring timing performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If increased level of integration is implemented in ICs, then the number of circuits and functions increases, but power consumption and power density increase

Engineering Contradiction:
Improvenumber of circuits and functionsVSAvoidpower consumption
Core Design Contradiction:
Quantity of substanceVSUse of energy by moving object

Solution Approach 1:

The IC is divided into multiple regions, each capable of operating in different power modes (low-power or high-speed). This segmentation allows different parts of the circuit to be optimized independently based on their functional requirements, enabling the overall system to achieve high integration while controlling power consumption through selective mode assignment.

Inventive Principle:
Principle #1Segmentation

2Quantity of substance

If increased level of integration is implemented in ICs, then the number of circuits and functions increases, but power density and heat dissipation increase

Engineering Contradiction:
Improvenumber of circuits and functionsVSAvoidheat dissipation
Core Design Contradiction:
Quantity of substanceVSObject-generated harmful factors

Solution Approach 1:

The IC is divided into multiple regions, each capable of operating in different power modes (low-power or high-speed). This segmentation allows different parts of the circuit to be optimized independently based on their functional requirements, enabling the overall system to achieve high integration while controlling power consumption through selective mode assignment.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Different regions of the IC are assigned different operational characteristics (low-power or high-speed modes) based on local requirements. Critical performance regions operate in high-speed mode while non-critical regions operate in low-power mode, creating local quality variations that reduce overall heat dissipation while maintaining necessary performance.

Inventive Principle:
Principle #3Local quality

3Use of energy by moving object

If regions are configured to low-power mode, then power consumption decreases, but timing performance may deteriorate

Engineering Contradiction:
Improvepower consumptionVSAvoidtiming performance
Core Design Contradiction:
Use of energy by moving objectVSSpeed

Solution Approach 1:

Different regions of the IC are assigned different operational characteristics (low-power or high-speed modes) based on local requirements. Critical performance regions operate in high-speed mode while non-critical regions operate in low-power mode, creating local quality variations that reduce overall heat dissipation while maintaining necessary performance.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The system dynamically selects the operational mode for each region based on timing requirements and power constraints. The CAD tool analyzes timing paths and determines which regions can operate in low-power mode without violating timing constraints, allowing flexible adaptation between power and performance requirements.

Inventive Principle:
Principle #15Dynamics

4Speed

If regions are configured to high-speed mode, then timing performance improves, but power consumption increases

Engineering Contradiction:
Improvetiming performanceVSAvoidpower consumption
Core Design Contradiction:
SpeedVSUse of energy by moving object

Solution Approach 1:

Different regions of the IC are assigned different operational characteristics (low-power or high-speed modes) based on local requirements. Critical performance regions operate in high-speed mode while non-critical regions operate in low-power mode, creating local quality variations that reduce overall heat dissipation while maintaining necessary performance.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

Instead of configuring the entire IC to high-speed mode, only the necessary regions that impact timing performance are configured to high-speed mode. This partial action approach achieves the required timing performance while minimizing the number of regions operating at high power consumption.

Inventive Principle:
Principle #16Partial or excessive action

Data Source

PatentUS8949763B1Apparatus and methods for optimization of integrated circuits
Publication Date: 2015.02.03 ALTERA CORP
  • US8949763B1 patent drawing
  • US8949763B1 patent drawing
  • US8949763B1 patent drawing

AI summary

A system for computer-aided design (CAD) of an integrated circuit (IC) uses a computer. The computer is configured to optimize placement, routing, and/or region configuration of the integrated circuit (IC) by maximizing a number of low-power regions in the integrated circuit (IC).