Programmable Impedance Elements Below Bit Lines
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional RRAM devices, such as CBRAM, face challenges in integrating programmable impedance elements below metallization layers, limiting the flexibility and efficiency of memory cell formation due to the formation of plates over bit lines, which restricts the incorporation of programmable impedance elements at lower levels.
Innovation Solution
The integration of access transistors and two-terminal programmable impedance elements with conductive plate structures that extend in a specific direction, allowing bit lines to connect through openings in the plate structures, enabling programmable impedance elements to be formed below metallization layers and enhancing memory cell design.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If conventional CBRAM devices form memory elements near the end of fabrication following metallization layers, then the plate is formed over bit lines, but this restricts the incorporation of programmable impedance elements at lower levels and limits flexibility
Solution Approach 1:
The patent repositions the plate structure from a horizontal layer above bit lines to a vertical structure extending below bit lines. This dimensional change allows the plate to be formed at a lower level in the fabrication stack, enabling programmable impedance elements to be incorporated below metallization layers while maintaining ease of manufacture through standard vertical stacking processes.
Solution Approach 2:
Instead of forming the plate horizontally over the bit lines as in conventional devices, the patent inverts the approach by forming the plate vertically below the bit lines. This inversion allows the bit lines to extend through openings in the plate structure, fundamentally changing the spatial relationship and enabling greater design flexibility.
2Device complexity
If the plate is formed over bit lines in conventional devices, then the structure is simple, but this restricts the incorporation of programmable impedance elements below metallization layers
Solution Approach 1:
The plate structure transitions from a two-dimensional horizontal layer to a three-dimensional vertical structure that extends below the bit lines. This dimensional transformation enables programmable impedance elements to be positioned at multiple levels, including below metallization layers, thereby increasing adaptability without significantly increasing overall device complexity.
Solution Approach 2:
The patent implements a nested arrangement where the plate structure contains or is intertwined with the bit lines, which extend through openings in the plate. This nesting allows multiple functional elements to occupy overlapping spatial regions, enabling programmable impedance elements to be incorporated at lower levels while maintaining a compact overall structure.
3Ease of manufacture
If conventional devices use a plate formed over bit lines, then fabrication is straightforward, but this limits the efficiency and flexibility of memory cell formation
Solution Approach 1:
By repositioning the plate vertically below the bit lines rather than horizontally above them, the patent enables more efficient use of vertical fabrication space. This allows memory cells to be formed with greater density and efficiency, as the plate no longer occupies the same lateral plane as the bit lines, thereby improving productivity without complicating the fabrication process.
Data Source
AI summary
An integrated circuit device can include a plurality of access transistors formed in a substrate having control terminals connected to word lines that extend in a first direction; a plurality of two-terminal programmable impedance elements formed over the substrate; at least one conductive plate structure formed on and having a common conductive connection to, the programmable impedance elements, and extending in at least the first direction; a plurality of storage contacts that extend from a first current terminal of each access transistor to one of the programmable impedance elements; a plurality of bit lines formed over the at least one conductive plate structure, the bit lines extending in a second direction different from the first direction; and a plurality of bit line contacts that extend from a second current terminal of each access transistor through openings in the at least one plate structure to one of the bit lines.